ADVANCED IC PACKAGING TECHNOLOGIES, MATERIALS, **AND MARKETS**

2011 EDITION



Copyright © 2011 **New Venture Research Corp.** 337 Clay Street, Suite 101 Nevada City, California 95959

Tel: (530) 265-2004

2011 EDITION

Copyright ${\hbox{\o c}}$ 2011 by New Venture Research Corp.

All rights reserved

This publication may not be reproduced, in whole or in part, in any manner or in any form or otherwise, without the prior written permission of New Venture Research Corp.

ABOUT THE AUTHOR

Sandra Winkler has been an industry analyst since 1988, and since 1995, a staff member of Electronic Trend Publications, currently New Venture Research. She has produced numerous off-the-shelf and custom reports. Ms. Winkler began her analyst career in the telecommunications industry, with Frost and Sullivan. Since 1995, she has focused on the semiconductor packaging industry, and has authored more than 30 widely cited reports on the topic, including *The Worldwide IC Packaging Market, Advanced IC Packaging Markets and Trends*, and *IC Packaging Materials*. She also writes for *Chip Scale Review* magazine, and contributes to the IEEE/CPMT newsletter. Ms. Winkler has an MBA from Santa Clara University. She is on the executive planning committee of the IEEE/CPMT Santa Clara Valley chapter, and serves as Luncheon Program Chair.

Ms. Winkler has presented papers at the following events:

- SEMICON West (Semi)
- JEDEX (JEDEC)
- IWLPC (The International Wafer-Level Packaging Conference) (SMTA)

Ms. Winkler has presented papers or acted as a moderator at meetings of the following organizations:

- IEEE/CPMT
- MEPTEC (Microelectronics Packaging and Test Engineering Council)
- SAC (Semiconductor Assembly Council)
- Fabless Semiconductor Association (FSA, now GSA)
- IMAPS (International Microelectronics and Packaging Society)
- CIE/USA-SF Electronic Packaging and Manufacturing Committee (United States National Committee of the CIE) (International Commission on Illumination)

ABOUT NEW VENTURE RESEARCH (formerly ELECTRONIC TREND PUBLICATIONS)

New Venture Research (NVR) was formed in 1988 to assist industry executives in their decision making. We began as an independent consultancy and have recently evolved into a publisher of off-the-shelf market research reports in key areas of the electronics industry. The reports are written by a team of staff analysts and independent consultants. We also offer consulting services when our clients need information not found in our reports.

The backbone of each report is primary market research. Our market information originates from direct interviews with vendors, users, and other industry participants. We use secondary research for tests-of-reasonableness, technical background, and, in some cases, for top-level forecasts. We distill the research into coherent forecasts and recommendations.

We are dedicated to providing our customers with accurate reporting on our targeted markets. One of our reports can save our customers months or years of research. The reports enable executives to make decisions in a structured manner. Our customers tell us these reports are excellent tools for building consensus regarding their company's real market opportunities.

NEW VENTURE RESEARCH

337 Clay Street, Suite 101 Nevada City, California 95959

Tel: (530) 265-2004 • Fax: (530) 265-1998 www.newventureresearch.com

DISCLAIMER

The author and publisher have used their best efforts to assure the accuracy of the material used in preparing this report.

The author and publisher make no warranty of any kind, expressed or implied, with regard to the information contained in this report. The author and publisher shall not be liable in any event for incidental or consequential damages in connection with, or arising from, the information contained in this report.

Any reference to particular products or manufacturers to illustrate points made in this report should not be construed as an endorsement of said products or manufacturers.

The opinions contained herein are those of the author and are based upon published and unpublished information obtained from a variety of sources, telephone and personal interviews with industry participants, and many years of experience.

SOFTWARE LICENSE AGREEMENT

This report is provided in PDF electronic file format. For considerations received, New Venture Research Corp. (NVR) hereby licenses this electronic copy of the report as described in this License Agreement to "You" the corporate or individual licensee. This License Agreement applies to all electronic file copies of the report for which You have purchased or otherwise been granted a license by NVR. Any use of the electronic file copy of the report indicates Your acceptance of these terms.

The report and all electronic copies thereof are protected by both United States copyright law and international treaty provisions. You may not distribute any portion of the report. Unless otherwise specified in your purchase agreement with NVR, the electronic file copy of the report may be freely moved from one computer location to another, but may not be used by more than one (1) person simultaneously.

ADVANCED IC PACKAGING TECHNOLOGIES, MATERIALS, AND MARKETS, 2011 EDITION

TABLE OF CONTENTS

CHAP'	ΓER 1
INTRO	DUCTION 1-1
1.1	BACKGROUND 1-1
1.2	SCOPE
1.3	ORGANIZATION
1.4	METHODOLOGY 1-4
CHAP'	ΓER 2
EXECU	JTIVE SUMMARY 2-1
2.1	OVERVIEW2-1
2.2	STACKED PACKAGES
2.3	THROUGH-SILICON VIAS
2.4	SYSTEM IN PACKAGE
2.5	FAN-IN QFNs
2.6	WAFER-LEVEL PACKAGES, INCLUDING FAN-OUT WLPS 2-6
2.7	FLIP CHIP 2-8
2.8	WIRE BOND USAGE 2-8
2.9	SUBSTRATES 2-9
CHAP'	TER 3
STACE	XED PACKAGES 3-1
3.1	OVERVIEW
3.2	TYPES OF STACKED PACKAGES
	3.2.1 Die Stack
	3.2.2 PoP
	3.2.3 PiP 3-6
	3.2.4 Other Stacked Technology 3-7
3.3	THE INS AND OUTS OF STACKED PACKAGES



3.4	INTER	RCONNE	CTION	. 3-9
3.5	STACE	KED PAC	CKAGES	
	ASAN	AULTICO	DMPONENT PACKAGE	3-10
3.6	WAFE	R THINI	NING	3-12
3.7	END N	MARKET	S AND APPLICATION TRENDS	3-18
3.8	NEW I	PRODUC	T INTRODUCTIONS/HIGHLIGHTS OF	
	STACE	KED PAC	CKAGES AND 3-D AND 2.5-D INTEGRATION	3-20
	3.8.1	Amkor 7	Technology, Inc., Amkor Technology Korea, Inc.,	
		and Nok	xia Japan Co., Ltd	3-20
	3.8.2	Avago T	echnologies	3-22
	3.8.3	Elpida I	Memory, Inc	3-23
	3.8.4	Endicot	t Interconnect Technologies, Inc	3-25
	3.8.5	Georgia	Institute of Technology,	
		3D Syst	ems Packaging Research Center	3-32
	3.8.6	Micron '	Technology, Inc	3-35
	3.8.7	Powerte	ch Technology, Inc.	3-35
	3.8.8	Samsun	g	3-38
	3.8.9	STATS	ChipPAC, Ltd	3-39
	3.8.10	Texas Ir	nstruments, Inc	3-42
	3.8.11	Xilinx		3-43
3.9	STACE	KED PAC	CKAGE FORECASTS	3-46
	3.9.1	Unit an	d Revenue Forecasts	3-46
		3.9.1.1	Die Stack: Die within a Single FBGA	3-48
		3.9.1.2	Package on Package	3-49
		3.9.1.3	Package in Package	3-49
		3.9.1.4	Stacked TSOPs,	
			or Die Stacked within a TSOP	3-51
		3.9.1.5	Stacked QFNs or Die Stacked within a QFN	3-52
		3.9.1.6	Stacked MCMs	3-53
		3.9.1.7	Stacked WLPs	3-54
		3.9.1.8	Other Stacked Packages	3-55



		3.9.1.9 Summary	3-56
	3.9.2	Stacked Packages by Application	3-65
	3.9.3	End Markets for Stacked Packages	3-66
	3.9.4	Potential Markets	3-68
	3.9.5	Stacked Packages by Device Type	3-71
	3.9.6	Stacked Packages by Interconnection	3-72
СНАРТ	ER 4		
THROU	JGH-S	ILICON VIAS OR 3-D INTEGRATION	. 4-1
4.1	OVER	RVIEW	. 4-1
4.2	2.5-D	INTERPOSERS AND MICROBUMPS	. 4-2
4.3	CREA	TING THE VIAS	. 4-5
4.4	ISSUI	ES	. 4-6
	4.4.1	TSV Cost/Throughput and Reliability	. 4-6
	4.4.2	Mechanical Stress and Strain	. 4-6
	4.4.3	Thermal Issues	. 4-7
	4.4.4	Thin Wafer Handling and Dicing/Bonding	
		and Debonding Carrier Wafers	. 4-8
	4.4.5	Thin Wafer Warpage and Need for New Material Sets	. 4-8
	4.4.6	Suppliers of Silicon Substrates for 2.5-D Integration	. 4-9
	4.4.7	Test Issues	. 4-9
	4.4.8	Design and Simulation Tools	4-10
4.5	3-D D	IE-STACKING TECHNOLOGY REQUIREMENTS	4-10
4.6	WAFE	ER-TO-WAFER BONDING	4-11
4.7	DIE-T	O-WAFER BONDING	4-11
4.8	DIE-T	O-DIE BONDING	4-12
4.9	VIA F	TRST, MIDDLE, OR LAST TECHNOLOGY	4-12
4.10	VIA E	TCHING AND FILLING	4-14
4.11	SPEC	IFIC COMPANY APPLICATIONS	4-17
4.12	COMI	PANIES WITH TSV DESIGNS	4-19
4.13	NEW	PRODUCT/PROCESS HIGHLIGHTS	4-21



	4.13.1 Brewer Science, Inc.	4-22
	4.13.2 EPworks Co., Ltd	4-24
	4.13.3 STATS ChipPAC, Ltd. and SPTS, Ltd	4-25
	4.13.4 SUSS MicroTec, Inc.	4-28
	4.13.5 Tokyo Ohka Kogyo Co., Ltd	4-32
	4.13.6 Wacker	4-34
4.14	ADVANCES IN TEST	4-35
	4.14.1 Imec and Cadence Design Systems, Inc.	4-35
	4.14.2 Mentor Graphics	4-35
4.15	MOVING FORWARD	4-38
	4.15.1 Cost of Creating Through-Silicon Vias	4-38
4.16	INDUSTRY CONSORTIUMS	4-40
	4.16.1 SEMATECH's 3-D Interconnect Program	4-40
	4.16.2 CMOSAIC	4-40
	4.16.3 Electronic Packaging Research Consortium—EPRC-10	
	and EPRC-11	4-41
4.17	MARKET POTENTIAL	4-43
	4.17.1 MPUs	4-44
	4.17.2 DRAM	4-45
	4.17.3 Special-Purpose Logic—Communications	4-45
	4.17.4 PLDs and FPGAs	4-45
	4.17.5 Graphics Chips	4-46
	4.17.6 Flash	4-46
	4.17.7 CMOS Image Sensors	4-46
4.18	FUTURE MARKETS	4-47
	4.18.1 Hearing Aids	4-47
4.19	TSV FORECASTS	4-47
СНАРТ	YER 5	
	M IN PACKAGE	5-1
	OVERVIEW	5 - 5-1



5.2	NEW	PRODUCT INTRODUCTIONS/HIGHLIGHTS	5-5
	5.2.1	Fraunhofer Institute for Reliability and Microintegra	ation,
		and Technical University of Berlin,	
		Microperipheric Center	5-5
	5.2.2	Fujikura, Ltd. and FlipChip International, LLC	5-8
	5.2.3	Georgia Institute of Technology, Packaging	
		Research Center, and Infineon Technologies AG	5-14
	5.2.4	Industrial Technology Research Institute (ITRI),	
		Electronics & Optoelectronics Laboratory	5-17
	5.2.5	Powertech Technology, Inc.	5-21
	5.2.6	Renesas Electronics Corporation	5-22
5.3	SIP F	ORECASTS	5-28
	5.3.1	Summary	5-28
	5.3.2	SiPs by Application	5-31
	5.3.3	SiPs by Device Type	5-32
	5.3.4	SiPs by Interconnection	5-34
CHAP'	ΓER 6		
		PACKAGES	6-1
6.1		RVIEW	
6.2		PRODUCT INTRODUCTIONS	
	6.2.1	UTAC	6-4
6.3	MARI	KET FORECASTS FOR FAN-IN QFN PACKAGES	6-6
C HAP ′	ΓER 7		
		EL PACKAGES, INCLUDING FAN-OUT WLPs	7-1
7.1		ER-LEVEL PACKAGE OVERVIEW	
	7.1.1	WLP or Flip Chip on Board?	
	7.1.2	The Layers	
	7.1.3	Benefits of a WLP	
	7.1.4	Wafer-Applied Underfill	



	7.1.5	Wafer T	esting	7-7
	7.1.6	Complia	ance to the PCB	7-8
	7.1.7	Issues a	nd Solutions	7-8
	7.1.8	Current	Applications	7-11
	7.1.9	Fan-Ou	t WLPs	7-12
7.2	NEW	PRODUC	CT INTRODUCTIONS	7-13
	7.2.1	Nanium	ı	7-13
	7.2.2	STATS	ChipPAC, Ltd. and STMicroelectronics	7-13
7.3	MARI	KET FOR	ECASTS FOR WLPs	7-15
	7.3.1	Forecas	t by Product	7-15
	7.3.2	Forecas	t by Pitch	7-18
	7.3.3	Forecas	t of Fan-Out WLPs	7-20
	CONN	ECTION		0 1
WIKE . 8.1			CHIP, AND BUMPING	
8.2			NG	
0.4	8.2.1		rasonic Bonding Mechanism	
	8.2.2		ads	
	8.2.3		anding Methods	
	0.2.0	8.2.3.1	Ball Bonding	
		8.2.3.2	Reverse Wire Bonding	
		8.2.3.3	Wedge Bonding	
		8.2.3.4	Folded Forward Loop	
		8.2.3.5	Worked Loops and Chip Scale Loops	
		8.2.3.6	BGA Looping	
		8.2.3.7	Lateral Looping	
		8.2.3.8	Fine-Pitch Wire Bonding	
		8.2.3.9	Stacked Package Wire Bonding	



	8.2.4	Wire Ma	aterials	. 8-10
		8.2.4.1	Gold Wire	. 8-10
		8.2.4.2	Aluminum Wire	. 8-10
		8.2.4.3	Copper Wire	. 8-10
			8.2.4.3.1 Palladium-Coated	
			Copper Wire Bonds	8-13
8.3	FLIP	CHIP		. 8-15
8.4	TAB .			. 8-17
8.5	WAFE	ER BUMI	PING AND PROCESSING OVERVIEW	. 8-17
	8.5.1	Wafer-E	Sumping Costs	. 8-17
	8.5.2	Under-l	Bump Metallization	. 8-18
		8.5.2.1	Electroplating	. 8-18
		8.5.2.2	Electroless Nickel Deposition	. 8-18
		8.5.2.3	Physical Vapor Deposition or Sputtering	. 8-19
		8.5.2.4	Blanket Film Deposition	. 8-19
		8.5.2.5	UBM Etching	. 8-20
	8.5.3	First-Le	evel Interconnect Styles	. 8-20
		8.5.3.1	Solder Bumping	. 8-21
		8.5.3.2	Gold Bumping	. 8-23
		8.5.3.3	Gold Stud Bumping	. 8-23
		8.5.3.4	Copper Pillar Bumps	. 8-29
	8.5.4	Bump F	'ailures	. 8-32
8.6	ALTE	RNATIV	ES TO SOLDER	. 8-33
8.7	PROD	UCT HI	GHLIGHTS	. 8-36
	8.7.1	Fine-Pi	tch Flip Chip Packages	. 8-36
		8.7.1.1	Powertech Technology, Inc./IBM Corporation	. 8-36
		8.7.1.2	STATS ChipPAC, Ltd	. 8-37
	8.7.2	Underfi	lls and Adhesives	. 8-40
		8.7.2.1	Dow Chemical Company	. 8-40
		8.7.2.2	NAMICS Technologies, Inc	. 8-41
		8.7.2.3	Sandia National Laboratories	. 8-41



		8.7.2.4	Sumitomo Bakelite Co., Ltd.,	
			and IBM T. J. Watson Research Center	8-42
		8.7.2.5	Rochester Institute of Technology, Center	
			for Electronics Manufacturing and Assembly	
			and SunRay Scientific	8-44
		8.7.2.6	Zymet, Inc	8-45
	8.7.3	Wafer E	Bumps and Bumping	8-46
		8.7.3.1	Imec	8-46
		8.7.3.2	Spheretek	8-47
		8.7.3.3	University of Erlangen-Nuremberg, Institute fo	r
			Manufacturing Automation and Production	
			Systems; Micro Systems Engineering GmbH; PA	AC
			TECH—Packaging Technologies GmbH; and KS	$_{\rm G}$
			Leiterplatten GmbH	8-53
8.8	FLIP	CHIP AP	PLICATIONS:	
	IN PA	CKAGE	AND AS BARE DIE	8-54
8.9	FORE	CASTS .		8-56
	8.9.1	Interco	nnection by Packaged Units	8-56
		8.9.1.1	QFN/DFN	8-56
		8.9.1.2	PGA	8-57
		8.9.1.3	BGA	8-59
		8.9.1.4	FBGA	8-62
	8.9.2	Wire Bo	onding Forecast	8-62
	8.9.3	Total Fl	ip Chip Forecast	8-73
	8.9.4	Flip Ch	ip Bumps	8-78
	8.9.5	UBM P	rocess Technique	8-79
	8.9.6	Total W	ire Bond and Flip Chip Forecast	8-79
СНАРТ	ΓER 9			
SUBST	RATE	S		9-1
9.1	OVER	RVIEW		. 9-1



9.2	CERA	MIC 9)-2
9.3	LAMI	NATE 9)-3
9.4	HDIS	9)- 4
	9.4.1	Microvia Substrate Types)-6
	9.4.2	Creating Microvias)-7
9.5	FLEX	TAPE 9)-9
9.6	EMBE	DDED PASSIVES 9)-9
9.7	THER	MAL SUBSTRATES 9-1	10
9.8	PROD	UCT HIGHLIGHTS 9-	11
	9.8.1	Amkor Technology Korea	
		and Amkor Technology, Inc 9-	11
9.9	FORE	CASTS 9-	11
	9.9.1	Units by Pitch 9-	11
		9.9.1.1 PGA 9-	11
		9.9.1.2 BGA 9-	14
		9.9.1.3 FBGA	15
	9.9.2	Substrate Units	16
		9.9.2.1 PGA	16
		9.9.2.2 BGA 9-	19
		9.9.2.3 FBGA	21
		9.9.2.4 Substrate Unit Summary 9-2	22
	9.9.3	Substrate Area	22
	9.9.4	Substrate Revenue 9-2	23
СНАРТ	TER 10		
		E INDUSTRY	
	_	ATIONS FOR IC DEVICES 10)-1
		OF THE INDUSTRY 10	
10.1		World Events	
		Which Way Do We Head Now? 10	
10.2		AGE SOLUTIONS 10	
- · · -			_



10.3	APPLIC	CATIONS 10	-3
	10.3.1	Cellular Handsets 10-	-3
	10.3.2	Cellular Infrastructure 10-	-4
	10.3.3	Tablets 10-	-9
	10.3.4	Set-Top Boxes	-9
	10.3.5	DVD Players	13
	10.3.6	Digital Cameras	15
	10.3.7	Audio Products	17
	10.3.8	Camcorders	19
	10.3.9	Personal Navigation Devices	21
	10.3.10	Notebook and Netbook PCs	23
	10.3.11	Desktop PCs	24
	10.3.12	Servers	24
	10.3.13	Workstations	28
APPEN WEBSI'		RESS GUIDE A	-1
APPEN	DIX B		
GLOSS	ARY	B	-1
		LIST OF FIGURES	
Figure 2	3-1 Stac	cked Package Units, 2010–2015	-2
Figure 2		cked Package Units, 2010 vs. 2015	
Figure 2		cked Package Revenue, 2010–2015 2-	-4
Figure 2		Package Units Containing 2.5-D and 3-D TSVs,	
		0–2015	
Figure 2	3-5 SiP	Units, 2010–2015	-5



Figure 2-6	SiP Revenue, 2010–2015	. 2-6
Figure 2-7	Fan-In QFN Units, 2010–2015	. 2-7
Figure 2-8	Fan-Out WLP Units, 2010–2015	. 2-7
Figure 2-9	Flip Chip in Package Units, 2010–2015	. 2-8
Figure 2-10	Wire Bond Material Usage, 2010 vs. 2015	. 2-9
Figure 2-11	Substrate Material Area by Type, 2010 vs. 2015	2-10
Figure 3-1	Dual-Die TSOP Stack	. 3-2
Figure 3-2	Amkor Technology's PoP	. 3-4
Figure 3-3	STATS ChipPAC's PiP	. 3-7
Figure 3-4	DAG Process Steps	3-13
Figure 3-5	DBG vs. DAG Process Flow Comparison Chart	3-14
Figure 3-6	Dice Before Grinding Method	3-15
Figure 3-7	Ultra-Thin PoP Stack-Up	3-21
Figure 3-8	TMV Structure	3-22
Figure 3-9	Elpida's PoP with TSVs	3-24
Figure 3-10	PoP Structures	3-26
Figure 3-11	PIP Construction with Single Interposer	3-27
Figure 3-12	Process Flow for PIP Construction	3-30
Figure 3-13	Photographs of PIP Cross Section	3-31
Figure 3-14	Double-Sided Interposer	3-33
Figure 3-15	First Demonstration of Glass Interposer	
	with TPV and RDL	3-36
Figure 3-16	8+8 PoP Structure	3-37
Figure 3-17	Wide-I/O 1-Gb DRAM	3-39
Figure 3-18	fcBGA with TSVs	3-41
Figure 3-19	2.5-D Structure	3-44
Figure 3-20	2.5-D Structure with 28-nm Technology	3-46
Figure 3-21	Stacked Packages, 2010 vs. 2015	3-57
Figure 3-22	Stacked Package Assembly Revenue, 2010 vs. 2015	3-59
Figure 3-23	Stacked Packages as a Percentage of Total ICs	
	by Package Family, 2010 vs. 2015	3-62



Figure 3-24	Percent of Stacked Packages of Total Package Assembly	
	Output by Package Family, 2010 vs. 2015	3-63
Figure 3-25	Stacked Package Revenue	
	as a Percentage of Total IC Package Assembly Revenue	
	by Package Family, 2010 vs. 2015	3-64
Figure 3-26	Applications Breakdown for Stacked Packages, 2011	3-65
Figure 3-27	Cellular Handsets vs. Stacked Packages, 2010–2015	3-67
Figure 3-28	Total Memory Devices in FBGAs, 2010–2015	3-69
Figure 3-29	Total Memory Devices in WLPs, 2010–2015	3-70
Figure 3-30	Stacked Packages by Device Type, 2010 vs. 2015	3-72
Figure 3-31	Interconnection of Stacked Packages, 2010 vs. 2015	3-73
Figure 4-1	TSV Chip Partition Examples	. 4-3
Figure 4-2	The Three Main Challenges of 3-D IC Testing	4-10
Figure 4-3	3-D IC TSV Fabrication Scheme	4-13
Figure 4-4	ZoneBOND	4-22
Figure 4-5	ZoneBOND Process Flow	4-23
Figure 4-6	Interposer Formation Process Flow	4-26
Figure 4-7	DB300T Mechanical RT Debonder	4-30
Figure 4-8	AR300TF and AR300 Adhesive Remover Modules	4-31
Figure 4-9	Cleaning Principle for Thin Wafers on a Tape Frame	4-32
Figure 4-10	XBC300 Gen2 HVM Debonder	4-33
Figure 4-11	Thin Materials	4-34
Figure 4-12	Test Elevators	4-37
Figure 5-1	Schematic of an S ² iP	. 5-6
Figure 5-2	Process Flow of PoP Assembly	
	Based on Wafer-Level Embedded Package	
	with PCB-Based Redistribution Technology	. 5-7
Figure 5-3	Cross Section of a WABE Package	. 5-9
Figure 5-4	Fabrication Process of a Single-Sided Flex Board	5-11
Figure 5-5	Fabrication Process of Colamination	5-12



Figure 5-6 Cross Section Photograph			
	of the Fabricated WABE Package	. 5-13	
Figure 5-7	Schematic Cross Section of Chip Last EMAP Module		
Figure 5-8	Schematic Cross Section of 1–2 Metal Layer		
	Substrate Structure	. 5-15	
Figure 5-9	Process Flow for Ultra-Fine Line Formation		
	on Core Laminate	. 5-17	
Figure 5-10	3-D IC Integration SiP	. 5-18	
Figure 5-11	Schematic of the IPD in the Interposer	. 5-19	
Figure 5-12	Interposer Layouts to Support Thermal, Mechanical,		
	and 4-Stacked Electrical (Memory) Chips	. 5-20	
Figure 5-13	RDL First Method vs. Chip First Method	. 5-23	
Figure 5-14	Structure of RDLs and Chip Connection for SiWLP	. 5-24	
Figure 5-15	Optical Images of RDL Configurations	. 5-25	
Figure 5-16	Schema of Simultaneous Molding/Underfilling Technique .	. 5-27	
Figure 5-17	Layout of an FBGA and a SiWLP	. 5-28	
Figure 5-18	Applications Breakdown for SiPs, 2011	. 5-32	
Figure 5-19	SiPs by Device Type, 2010 vs. 2015	. 5-33	
Figure 5-20	Interconnection of SiPs, 2010 vs. 2015	. 5-35	
Figure 6-1	IC Packages by Package Family, 2010 vs. 2015	6-2	
Figure 6-2	Typical Cross Section of an HLA TM	6-6	
Figure 7-1	Redistribution Layer Processing	7-4	
Figure 7-2	WLP Forecast by I/O Range, 2010–2015	. 7-10	
Figure 7-3	WLP Market by Major Product Category, 2010 vs. 2015	. 7-17	
Figure 7-4	WLP I/O Pitch, 2010 vs. 2015	. 7-19	
Figure 8-1	Solder Limitation to Fine-Pitch Flip Chip	. 8-22	
Figure 8-2	Solder Flip Chip and Fine-Pitch Flip Chip	. 8-23	
Figure 8-3	Solder-Bumping Process	. 8-24	
Figure 8-4	Gold-Bumping Process	. 8-25	
Figure 8-5	Gold 8Stud Bump	. 8-26	
Figure 8-6	Coined Stud Bump	. 8-27	



Figure 8-7	Copper Pillar Bump	8-29
Figure 8-8	Copper Pillar Bumping Process Flow	
Figure 8-9	Copper Pillar Bumps	
Figure 8-10	-10 Thermal Compression Bonding Process Flow	
Figure 8-11	Anisotropic Conductive Adhesive	8-35
Figure 8-12	2 Isotropic Conductive Adhesive	
Figure 8-13	B fcCuBE™ Technology	
Figure 8-14	14 ZTACH™ ACA	
Figure 8-15	View of Interference Gap	8-49
Figure 8-16	Captured Cell Assembly	8-50
Figure 8-17	Carsem's FCOL	8-56
Figure 8-18	QFN Interconnection, 2010 vs. 2015	8-58
Figure 8-19	DFN Interconnection, 2010 vs. 2015	8-59
Figure 8-20	PGA Interconnection, 2010 vs. 2015	8-60
Figure 8-21	BGA Interconnection, 2010 vs. 2015	8-61
Figure 8-22	FBGA Interconnection, 2010 vs. 2015	8-63
Figure 8-23	Bonding Wire Usage by Material, 2010 vs. 2015	8-68
Figure 8-24	Gold Wire Bond Thickness, 2010 vs. 2015	8-70
Figure 8-25	Aluminum Wire Bond Thickness, 2010 vs. 2015	8-70
Figure 8-26	Copper Wire Bond Thickness, 2010 vs. 2015	8-71
Figure 8-27	Wire Thickness Summary, 2010 vs. 2015	8-72
Figure 8-28	Flip Chip ICs in Package by I/O Range, 2010 vs. 2015	8-75
Figure 8-29	Distribution of All ICs by I/O Range, 2010 vs. 2015	8-76
Figure 8-30	Flip Chip in Package Bumps, 2010 vs. 2015	8-79
Figure 8-31	UBM Process Summary, 2010 vs. 2015	8-80
Figure 8-32	Total IC Package and DCA Interconnection, 2010–2015	8-81
Figure 9-1	PGA Pitch, 2010 vs. 2015	9-13
Figure 9-2	BGA Pitch, 2010 vs. 2015	9-15
Figure 9-3	FBGA Pitch, 2010 vs. 2015	9-17
Figure 9-4	PGA Substrates, 2010 vs. 2015	9-18



Figure 9-5	BGA Substrates, 2010 vs. 2015	9-20
Figure 9-6	9-6 FBGA Substrates, 2010 vs. 2015	
Figure 9-7 Substrate Unit Summary, 2010 vs. 2015		9-24
Figure 9-8	Substrate Area Summary, 2010 vs. 2015	9-27
Figure 9-9	Substrate Revenue Summary, 2010 vs. 2015	9-32
Figure 10-1	Cellular Handset IC Unit Forecast, 2010–2015	10-5
Figure 10-2	Cellular Handset IC Revenue Forecast, 2010–2015	10-5
Figure 10-3	Cellular Infrastructure IC Unit Forecast, 2010–2015	10-8
Figure 10-4	Figure 10-4 Cellular Infrastructure IC Revenue Forecast,	
	2010–2015	10-8
Figure 10-5	Tablet IC Unit Forecast, 2010–2015	. 10-10
Figure 10-6	Tablet IC Revenue Forecast, 2010–2015	. 10-10
Figure 10-7	Set-Top Box IC Unit Forecast, 2010–2015	. 10-12
Figure 10-8	Set-Top Box IC Revenue Forecast, 2010–2015	. 10-12
Figure 10-9	DVD Player IC Unit Forecast, 2010–2015	. 10-14
Figure 10-10	DVD Player IC Revenue Forecast, 2010–2015	. 10-14
Figure 10-11	Digital Camera IC Unit Forecast, 2010–2015	. 10-16
Figure 10-12	Digital Camera IC Revenue Forecast, 2010–2015	. 10-16
Figure 10-13	MP3 Player IC Unit Forecast, 2010–2015	. 10-18
Figure 10-14	MP3 Player IC Revenue Forecast, 2010–2015	. 10-18
Figure 10-15	Camcorder IC Unit Forecast, 2010–2015	. 10-20
Figure 10-16	Camcorder IC Revenue Forecast, 2010–2015	. 10-20
Figure 10-17	PND IC Unit Forecast, 2010–2015	. 10-22
Figure 10-18	PND IC Revenue Forecast, 2010–2015	. 10-22
Figure 10-19	Netbook and Notebook PC IC Unit Forecast, 2010–2015	. 10-23
Figure 10-20	Desktop PC IC Unit Forecast, 2010–2015	. 10-25
Figure 10-21	Server IC Unit Forecast, 2010–2015	. 10-27
Figure 10-22	Server IC Revenue Forecast, 2010–2015	. 10-27
Figure 10-23	Workstation IC Unit Forecast, 2010–2015	. 10-31
Figure 10-24	Workstation IC Revenue Forecast, 2010–2015	. 10-31



(Continued)

LIST OF TABLES

Table 3-1	Die Stack FBGA Packages, 2010–2015 3-		
Table 3-2	PoP Packages, 2010–2015		
Table 3-3	PiP Packages, 2010–2015		
Table 3-4	le 3-4 TSOP Stacked Packages, 2010–2015		
Table 3-5	3-5 QFN Stacked Packages, 2010–2015		
Table 3-6	MCM Stacked Packages, 2010–2015		
Table 3-7	WLP Stacked Packages, 2010–2015		
Table 3-8	Other Stacked Packages, 2010–2015		
Table 3-9	3-9 Stacked Packages, 2010–2015		
Table 3-10	Stacked Package Assembly Revenue, 2010–2015	3-58	
Table 3-11	Total ICs in Stacked Packages, 2010–2015	3-60	
Table 3-12	Stacked Packages as a Percentage of Total ICs,		
	2010–2015	3-61	
Table 3-13	Stacked Package Assembly Revenue as a Percentage		
	of Total Package Assembly Revenue, 2010–2015	3-61	
Table 3-14	Stacked Package Applications, 2011	3-66	
Table 3-15	End-Product Markets Using Stacked Packages,		
	2010–2015	3-68	
Table 3-16	Stacked Packages by Device Type, 2010–2015	3-71	
Table 3-17	Interconnection of Stacked Packages, 2010–2015		
Table 4-1	Table 4-1 Through-Silicon Via 2.5-D and 3-D Package Units,		
	2010–2015	4-48	
Table 4-2	TSV IC Market Unit Potential, 2010–2015	4-49	
Table 4-3	TSV IC Market Revenue Potential, 2010–2015 4-		
Table 5-1	Typical Design Rule of a WABE Package 5-:		
Table 5-2	SiPs, 2010–2015. 5-		
Table 5-3	Embedded Passives and Actives, 2010–2015	5-30	
Table 5-4	SiP Applications, 2011	5-31	
Table 5-5	SiPs by Device Type, 2010–2015	5-33	



Table 5-6	Interconnection of SiPs, 2010–2015	. 5-35	
Table 6-1	Devices in QFN Packages	6-7	
Table 6-2			
Table 7-1 WLP Market by Product, 2010–2015		. 7-16	
Table 7-2 WLP Market by Major Product Category, 2010–2015		. 7-17	
Table 7-3			
Table 7-4			
Table 8-1			
Table 8-2	Area Array Flip Chip vs. Fine-Pitch Flip Chip	. 8-21	
Table 8-3	QFN Interconnection, 2010–2015	. 8-57	
Table 8-4	DFN Interconnection, 2010–2015	. 8-58	
Table 8-5	PGA Interconnection, 2010–2015	. 8-60	
Table 8-6	BGA Interconnection, 2010–2015	. 8-61	
Table 8-7	FBGA Interconnection, 2010–2015	. 8-62	
Table 8-8	Wire Bonded ICs by Package Family, 2010–2015	. 8-64	
Table 8-9	Table 8-9 Bonding Wire Usage by Package Family, 2010–2015		
Table 8-10	Bonding Wire Usage by Material, 2010–2015	. 8-67	
Table 8-11	Bonding Wire Usage by Material and Thickness,		
	2010–2015	. 8-69	
Table 8-12	Wire Thickness Summary, 2010–2015	. 8-71	
Table 8-13	Bonding Wire Prices and Revenue, 2010–2015	. 8-72	
Table 8-14	Total Flip Chip IC Forecast, 2010–2015	. 8-73	
Table 8-15	Flip Chip ICs in Package by I/O Range, 2010–2015	. 8-75	
Table 8-16	Distribution of All ICs by I/O Range, 2010–2015	. 8-76	
Table 8-17	Flip Chip Package Assembly ASPs, 2010–2015	. 8-77	
Table 8-18	Flip Chip Packaging Revenue, 2010–2015	. 8-77	
Table 8-19	Bumps for Flip Chip ICs in Packages, 2010–2015	. 8-78	
Table 8-20	UBM Process Summary, 2010–2015	. 8-80	
Table 9-1	PGA Units by I/O Pitch, 2010–2015	. 9-12	
Table 9-2	BGA Units by I/O Pitch, 2010–2015	. 9-14	
Table 9-3	FBGA Units by I/O Pitch, 2010–2015	. 9-16	



Table 9-4	PGA Substrates, 2010–2015	9-18
Table 9-5	BGA Substrates, 2010–2015	9-19
Table 9-6	FBGA Substrates, 2010–2015	9-21
Table 9-7	Substrate Unit Summary, 2010–2015	9-23
Table 9-8	Average Substrate Area by Package Type, 2010–2015	9-24
Table 9-9	Substrate Area by Package Type, 2010–2015	9-25
Table 9-10	Substrate Area Summary, 2010–2015	9-26
Table 9-11	Average Substrate Price, 2010–2015	9-27
Table 9-12	Substrate Revenue by Package Type, 2010–2015	9-29
Table 9-13	Substrate Revenue Summary, 2010–2015	9-31
Table 10-1	Cellular Handset and IC Forecast, 2010–2015	10-4
Table 10-2	Cellular Infrastructure IC Forecast, 2010–2015	10-7
Table 10-3	Tablet and IC Forecast, 2010–2015	10-9
Table 10-4	Set-Top Box and IC Forecast, 2010–2015	0-11
Table 10-5	DVD Player and IC Forecast, 2010–2015	0-13
Table 10-6	Digital Camera and IC Forecast, 2010–2015	0-15
Table 10-7	MP3 Player and IC Forecast, 2010–2015	0-17
Table 10-8	Camcorder and IC Forecast, 2010–2015	0-19
Table 10-9	PND and IC Forecast, 2010–2015	0-21
Table 10-10	Netbook and Notebook PC and IC Forecast, 2010–2015 10	0-23
Table 10-11	Desktop PC and IC Forecast, 2010–2015	0-24
Table 10-12	Server and IC Forecast, 2010–2015	0-25
Table 10-13	Workstation and IC Forecast, 2010–2015	0-29



CHAPTER 1 INTRODUCTION

1.1 BACKGROUND

The demand for mobile electronics that keep us connected all the time spiked the demand for integrated circuits (ICs) in 2010 to record levels. The year 2010 saw growth of 31.3 percent in revenue and 28.9 percent in units over 2009. The IC industry saw demand rise faster than did most other industries.

In 2011, there are:

- · 1 billion transistors for every human
- 100 billion "smart devices"
- 10 billion devices connected to the Internet¹
- Worldwide mobile connections of 5.6 billion, up 11 percent from 5 billion connections in 2010²

The demand for digital devices and Internet services is expected to bring the following increases by 2015:

- 1 billion more Internet users
- 10 billion more connected devices
- 8 times more Internet traffic and 16 times more storage³

The demand for mobile electronic devices is increasing, whereas the time in which the first 10 million units sold is decreasing. Some examples of this are:³

•	2007	iPhone	17 months
•	2008	Netbook	15 months
•	2010	iPad	8 months
•	2011	Xbox Kinect	4.5 months



What this is pointing to is an opportunity to innovate, with the ability to win back the initial investment in a fairly short time period if the product is well received on the market. Shorter product life spans are another possibility, if new innovations take the space of recently introduced products.

1.2 SCOPE

This report covers these basic topics:

- Stacked packages
- Through-silicon vias (TSVs), including 3-D and 2.5-D
- System in package (SiP)
- Fan-in QFN packages
- WLPs, including fan-out WLPs
- Interconnection, flip chip, bumping, wire bonding, and wire bond material
- Substrates
- Consumer mobile applications

1.3 **ORGANIZATION**

This report is divided into ten chapters and two appendices. They are as follows:

Chapter 1, Introduction: This chapter outlines the background, scope, organization, and methodology of the report.

Chapter 2, Executive Summary: This chapter provides summary forecasts and information.

Chapter 3, Stacked Packages: Stacked packages are covered, including discussions of the stacking technology and wafer thinning that enable this technology, applications, new product highlights, and forecasts of the technology. Forecasts of the different stacked package types include units, package



assembly pricing, and packaging revenue, by stacked package style. The different stacked packaging styles include die stacks, PoP, or package stacks, PiP, TSOP stacks, QFN stacks, MCM stacks, and WLP stacks. These packages are also presented as a percentage of the total market for the package type in which they belong. Stacked package forecasts also include device types (memory, logic, etc.), interconnection (wire bonding, flip chip, through-silicon vias), and applications.

Chapter 4, Through-Silicon Vias or 3-D Integration: Both 3-D and 2.5-D integration are covered in this chapter. Discussions include die-to-die, die-to-wafer, and wafer-to-wafer bonding; via first, middle, and last; etching and filling; specific upcoming applications, new product/technology highlights, and discussions. Forecasts include 2.5-D, 3-D, and the market potential for this technology.

Chapter 5, System in Package: Coverage of SiPs in this chapter includes discussions of technology trends, new product introductions, and forecasts. Forecasts include units, package assembly pricing, packaging revenue, device types (memory, logic, etc.), interconnection (wire bonding, flip chip, etc.), and applications.

Chapter 6, Fan-In QFN Packages: An overview of these leadframe-based packages is followed by new product introductions. Market forecasts include units, average I/O count, price per I/O, average assembly price, and revenue.

Chapter 7, Wafer-Level Packages, Including Fan-Out WLPs: This chapter begins with a discussion of WLP technology. The distinction between WLPs and wafer bumping for flip chip devices is explained. New product introductions of WLPs are then presented. A forecast of WLPs by markets, major product category, I/O pitch, and fan-out WLPs is included.

Chapter 8, Interconnection, Flip Chip, Bumping, and Wire Bonds: This chapter reviews the basics of first-level interconnection and bumping and discusses new product introductions. Forecasts of interconnection for QFN,

DFN, PGA, BGA, and FBGA packages are presented, for both wire bond and flip chip units. Total wire bonded package units are forecast, as is the total wire bond usage by material type and wire width.

Flip chip units are forecast both in-package and as direct chip attach (DCA). Bumping costs are also divulged. Further forecasts delve deeper into the bumping process, and include the UBM process and bump. Flip chip in package assembly prices and revenue are provided.

The chapter concludes with a complete interconnection forecast of in-package, on-the-board, and wafer-level packages.

Chapter 9, Substrates: A review of substrate options is followed by forecasts by pitch for PGA, BGA, and FBGA, and by substrate units, substrate area, and substrate revenue for various substrate types organized by PGA, BGA, and FBGA packages.

Chapter 10, State of the Industry and Applications for IC Devices: This chapter contains an overview of current market status, and covers mobile electronic applications for IC devices by product group, the total number of ICs for each product category, and total IC revenue.

Appendix A, Website Address Guide: This appendix contains the Internet addresses of the companies presented in this report.

Appendix B, Glossary: This appendix contains a general glossary of terms used in the IC packaging industry.

1.4 **METHODOLOGY**

Information was obtained from both primary and secondary sources to complete this report. Information was gathered by telephone, facsimile, and e-mail, at trade shows, from speakers at seminars, conferences, luncheons, and dinners, and by visiting companies in the industry. Secondary sources of information included company literature, trade magazines, seminar proceedings, and the Internet, and often led to further primary contact.



Hundreds of individuals were contacted for information for this report. They included key people within all of the major semiconductor fabrication companies and IC package foundries around the globe. Information was obtained using standard surveys and is printed only in the aggregate. The survey questions were designed to determine the size of the market and likely growth patterns and to elicit responses about issues and developments in this particular area of the packaging industry. Discussions with those in the industry also played a key part in gathering information for this report.

A wide assortment of companies providing products and services for this market was contacted as well. Information was gathered in person when possible; company literature and white papers from seminars and proceedings were also heavily utilized.

Chapter Notes

- 1. Walker, Jim, Gartner. "More with Less: The Challenging Dynamics of Semiconductor Packaging." Presented at SEMICON West, TechXPOT North Two, July 13, 2011.
- 2. Gartner Newsroom. "Gartner Says Worldwide Mobile Connections Will Reach 5.6 Billion in 2011 as Mobile Data Services Revenue Totals \$314.7 Billion." August 5, 2011.
- 3. Greyeli, Nasser, Ph.D., Intel Corporate Quality Network. "Challenges and Opportunities Ahead...Are We Ready for the Future of the Digital World?" ECTC Luncheon, Lake Buena Vista, Florida, June 1, 2011.