

---

---

# **ADVANCED IC PACKAGING TECHNOLOGIES, MATERIALS, AND MARKETS**

---

---

**2015 EDITION**

**Copyright © 2015  
New Venture Research Corp.  
337 Clay Street, Suite 101  
Nevada City, CA 95959  
(Tel) 530-265-2004  
(Fax) 530-265-1998**

**©2015 All rights reserved.**



## ABOUT THE AUTHOR

**Jerry Watkins** is an independent senior analyst with more than 17 years of experience in the field of market research and consulting. He has worked for leading research companies such as Frost & Sullivan, Lucid Information Services, and NSI Research, both in management and as a writer. Mr. Watkins has authored many syndicated reports, previously in the telecommunications sector and more recently in the computing and merchant embedded computing industry. He holds three university degrees, including a B.A. in History as well as an M.A. in International Studies.

## **ABOUT NEW VENTURE RESEARCH CORPORATION**

New Venture Research (NVR) was formed in 1988 to assist industry executives in their decision making. We began as an independent consultancy and have recently evolved into a publisher of off-the-shelf market research reports in key areas of the electronics industry. The reports are written by a team of staff analysts and independent consultants. We also offer consulting services when our clients need information not found in our reports.

The backbone of each report is based upon primary market research information. Our market information originates from direct interviews with vendors, users, and other industry participants. We use secondary research to test for reasonableness, technical backgrounds, and, in some cases, for top-level forecasts. We distill the research into coherent forecasts and recommendations.

We are dedicated to providing our customers with accurate reporting on our targeted markets. One of our reports can save our customers months or years of research. The reports enable executives to make decisions in a structured manner. Our customers tell us these reports are excellent tools for building consensus regarding their company's real market opportunities.

### **NEW VENTURE RESEARCH**

337 Clay Street, Suite 101  
Nevada City, California 95959

Tel: (530) 265-2004 • Fax: (530) 265-1998

[www.newventureresearch.com](http://www.newventureresearch.com)

## DISCLAIMER

The author and publisher have used their best efforts to assure the accuracy of the material used in preparing this report.

The author and publisher make no warranty of any kind, expressed or implied, with regard to the information contained in this report. The author and publisher shall not be liable in any event for incidental or consequential damages in connection with, or arising from, the information contained in this report.

Any reference to particular products or manufacturers to illustrate points made in this report should not be construed as an endorsement of said products or manufacturers.

The opinions contained herein are those of the author and are based upon published and unpublished information obtained from a variety of sources, telephone and personal interviews with industry participants, and many years of experience.

## SOFTWARE LICENSE AGREEMENT

This report is provided in PDF electronic file format. For considerations received, New Venture Research Corp. (NVR) hereby licenses this electronic copy of the report as described in this License Agreement to “You” the corporate or individual licensee. This License Agreement applies to all electronic file copies of the report for which you have purchased or otherwise been granted a license by NVR. Any use of the electronic file copy of the report indicates your acceptance of these terms.

The report and all electronic copies thereof are protected by both United States copyright law and international treaty provisions. You may not distribute any portion of the report. Unless otherwise specified in your purchase agreement with NVR, the electronic file copy of the report may be freely moved from one computer location to another, but may not be used by more than one (1) person simultaneously.

# Advanced IC Packaging Technologies, Materials, and Markets, 2015 Edition

## Table of Contents

---

<b>Chapter 1 Introduction</b> .....	1
1.1 Scope of the Report .....	1
1.2 Report Organization.....	3
1.2.1 Methodology.....	3
1.2.2 Chapter Outline.....	3
1.3 Terminology Conventions .....	4
<b>Chapter 2 Executive Summary</b> .....	6
2.1 Introduction .....	6
2.2 Multichip Packages .....	6
2.3 Advanced Single-Chip Packages.....	10
2.4 Interconnection Techniques .....	12
2.5 Substrates .....	17
<b>Chapter 3 Overview of IC Packaging Markets Worldwide</b> .....	19
3.1 IC Packaging Families .....	19
3.1.1 Dual In-Line Packages.....	19
3.1.2 Small Outline Packages .....	20
3.1.3 Small Outline Transistors .....	21
3.1.4 Thin Small Outline Packages .....	21
3.1.5 Dual Flat Pack No Lead and Quad Flat Pack No Lead Packages .....	22
3.1.6 Chip Carriers.....	24
3.1.7 Quad Flat Pack Packages.....	24
3.1.8 Pin Grid Array Packages .....	25
3.1.9 Ball Grid Array Packages .....	26

3.1.10	Fine-Pitch Ball Grid Array Packages .....	27
3.1.11	Wafer-Level Packages .....	28
3.1.12	Direct Chip Attach .....	29
3.2	IC Packaging Market Unit and Revenue Forecasts.....	29
3.2.1	Total Worldwide IC Packaging Market.....	29
3.2.2	IC Packaging by Devices .....	35
3.3	Key Application Markets for IC Devices .....	38
3.3.1	Cellular Handsets .....	39
3.3.2	Tablets.....	41
3.3.3	Personal Computers.....	42
3.3.4	Servers.....	44
3.3.5	Workstations.....	45
3.3.6	Set-Top Boxes.....	46
3.3.7	DVD Players.....	47
3.3.8	MP3 Players .....	48
3.3.9	Digital Cameras .....	49
3.3.10	Camcorders .....	50
3.3.11	Personal GPS Devices .....	51
<b>Chapter 4 Interconnection Techniques .....</b>		<b>53</b>
4.1	Interconnection Techniques Overview .....	53
4.1.1	Methods of Interconnection .....	53
4.1.2	Interconnection Market Trends.....	54
4.2	Wire Bonding .....	57
4.2.1	The Benefit and the Problem with Wire Bonding.....	57
4.2.2	Wire Bonding Methods .....	59
4.2.3	Wire Materials .....	62
4.2.4	Wire Bonding Market Trends and Forecasts .....	64
4.3	Tape Automated Bonding .....	71
4.4	Flip Chip.....	72
4.4.1	An Advanced Packaging Alternative .....	72



4.4.2	Benefits of Using Flip Chip .....	74
4.4.3	Wafer Bumping .....	74
4.4.4	Adhesives .....	75
4.4.5	In-Package Flip Chip Market Trends and Forecasts .....	76
4.4.5.1	Total Flip Chip Market – Package Form Factors.....	77
4.4.5.2	Total Flip Chip Market – Pricing .....	83
4.4.5.3	Total Flip Chip Market – Devices.....	85
4.4.5.4	MPU Flip Chip Packages .....	88
4.4.5.5	32-Bit and Up MCU Flip Chip Packages.....	91
4.4.5.6	DSP Flip Chip Packages.....	93
4.4.5.7	Gate Array Flip Chip Packages.....	95
4.4.5.8	Standard Cell and PLD Flip Chip Packages .....	97
4.4.5.9	Special-Purpose Logic – Consumer Flip Chip Packages.....	100
4.4.5.10	Special-Purpose Logic – Computer Flip Chip Packages .....	103
4.4.5.11	Special-Purpose Logic – Communications Flip Chip Packages .....	105
4.4.5.12	Special-Purpose Logic – Automotive Flip Chip Packages .....	107
4.4.5.13	Special-Purpose Logic – Multipurpose and Other Flip Chip Packages.....	109
4.4.5.14	DRAM Flip Chip Packages.....	111
4.4.5.15	SRAM Flip Chip Packages .....	113
4.4.5.16	Flash Memory Flip Chip Packages .....	115
4.4.5.17	Application-Specific Analog – Communications Flip Chip Packages .....	117
4.4.5.18	Application-Specific Analog – Computer Flip Chip Packages .....	119
4.4.6	Bare Die Flip Chip Market Trends and Forecasts .....	121
4.5	Through-Silicon Vias.....	122
4.5.1	Enabling 2.5D and 3D.....	122
4.5.2	Characteristics of TSVs .....	124
4.5.3	Interposers and 2.5D.....	125
4.5.4	Issues with TSVs .....	127
4.5.5	Forecasts of Through-Silicon Via Markets .....	128
4.6	Quilt Packaging.....	131

<b>Chapter 5 Multichip Packages</b> .....	133
5.1 Multichip Packages Overview .....	133
5.1.1 What Are Multichip Packages? .....	133
5.1.2 “Multichip” versus “Multicomponent” .....	134
5.1.3 3D Packaging Benefits and Disadvantages.....	135
5.1.4 Challenges Presented by 3D Package Designs .....	137
5.1.5 Interconnection of Stacked Packages .....	138
5.1.6 Wafer Thinning—Dice Before Grinding Process .....	140
5.1.7 Placing MCPs into Perspective – Forecast of Total Market .....	142
5.1.8 Multichip Packages Application Trends .....	145
5.1.9 Device Types Found in MCPs .....	150
5.1.10 Interconnection Trends for MCPs .....	151
5.1.11 A Note about the MCP Forecast Tables .....	153
5.2 Stacked TSOP Packages.....	154
5.2.1 What Are Stacked TSOPs? .....	154
5.2.2 Major Market Trends and Forecasts—TSOPs .....	155
5.3 Stacked FBGA Packages .....	158
5.3.1 What Are Stacked FBGAs? .....	158
5.3.2 Major Market Trends and Forecasts—FBGAs.....	159
5.4 Stacked QFN Packages .....	162
5.4.1 What Are Stacked QFNs? .....	162
5.4.2 Major Market Trends and Forecasts—QFNs.....	162
5.5 Package on Package .....	165
5.5.1 What Are PoPs?.....	165
5.5.2 Major Market Trends and Forecasts—PoPs .....	166
5.6 Package in Package .....	167
5.6.1 What Are PiPs?.....	167
5.6.2 Major Market Trends and Forecasts—PiPs.....	168
5.7 Multichip Modules .....	169
5.7.1 What Are MCMs? .....	169

5.7.2	Major Market Trends and Forecasts—MCMs.....	171
5.8	Stacked Wafer-Level Packages.....	172
5.8.1	What Are Stacked WLPs?.....	172
5.8.2	Major Market Trends and Forecasts—WLPs .....	173
5.9	Summary of the Total Multichip Packaging Market .....	176
<b>Chapter 6 System-in-Package Solutions and Substrate Materials .....</b>		<b>182</b>
6.1	SiP Market Overview.....	182
6.2	SiP Technology Trends .....	183
6.2.1	Key Features of SiPs .....	183
6.2.2	An Alternative to System-on-Chip Solutions.....	185
6.2.3	The SiP Technology Road Map .....	186
6.2.4	Challenges for SiPs .....	187
6.3	SiP Market Trends and Forecasts.....	188
6.4	Substrates .....	192
6.4.1	Ceramic Substrates .....	193
6.4.2	Laminate Substrates.....	194
6.4.3	High-Density Interconnect Substrates .....	195
6.4.4	Polyimide Flex Tape .....	197
6.4.5	Embedded Components .....	197
6.5	Substrate Market Trends and Forecasts .....	198
6.5.1	Substrate Material Usage.....	198
6.5.2	Embedded Passives.....	203
<b>Chapter 7 Advanced Single-Chip Packages.....</b>		<b>206</b>
7.1	Chapter Overview .....	206
7.2	Multi-Row QFN Packages.....	206
7.2.1	What Are Multi-Row QFNs?.....	206
7.2.2	Major Market Trends and Forecasts—Multi-Row QFNs.....	208
7.3	Fan-Out Wafer-Level Packages .....	210
7.3.1	But First, What Are Wafer-Level Packages?.....	210
7.3.2	What Are Fan-Out WLPs? .....	213

7.3.3	Major Market Trends and Forecasts—FOWLPs.....	214
<b>Chapter 8 Advanced IC Packaging Company Profiles.....</b>		<b>217</b>
8.1	Competitor Overview.....	217
8.2	3D Plus, Inc.....	218
8.3	Advanced Semiconductor Engineering, Inc. ....	221
8.4	Amkor Technology, Inc. ....	225
8.5	Carsem, Inc.....	229
8.6	ChipMOS Technologies (Bermuda), Ltd. ....	231
8.7	CONNECTEC Japan Corporation.....	233
8.8	Deca Technologies .....	235
8.9	FlipChip International, LLC.....	237
8.10	HANA Micron Co., Ltd. ....	239
8.11	Interconnect Systems, Inc. (ISI).....	241
8.12	NANIUM, S.A.....	244
8.13	Palomar Technologies.....	247
8.14	Powertech Technology, Inc.....	249
8.15	Shinko Electric Industries Co., Ltd.....	252
8.16	Signetics Corporation.....	254
8.17	Siliconware Precision Industries Co. ....	256
8.18	SPEL Semiconductor, Ltd.....	258
8.19	STATS ChipPAC, Ltd. ....	260
8.20	United Test and Assembly Center, Ltd.....	264
8.21	Xintec, Inc.....	266
<b>Appendix Glossary of Terms .....</b>		<b>268</b>

# Chapter 1

## Introduction

---

### 1.1 Scope of the Report

Moore's Law—the assertion originally posited by Gordon E. Moore, co-founder of Intel Corp., that the number of transistors packed into an integrated circuit will double every two years (now considered to be every 18 months)—has effectively defined the expansion of the electronics industry for nearly half a century. However, there is strong evidence that this particular “law” is about to be broken, that the pace of the integration of transistors must soon begin to slow, if it has not already done so. On the other side are the optimists who insist that new materials and technologies will continue to drive the industry to ever-greater densities and levels of complexity.

The demand for consumer electronics and mobile communications devices that keep us connected is driving electronics manufacturers to deliver ever-more compact and portable electronics. Today's users ask for electronics with more functionality, added performance, higher speed, and smaller form factors. With the push toward higher densities, though, the cost per transistor is gradually going up. Consequently, over the past decade or so, the original concept of Moore's Law has been augmented by a new concept known as More than Moore, which incorporates the “added value” provided to devices by other technologies that do not necessarily scale according to Moore's Law.

More than Moore includes (among other things) the realm of advanced IC packaging, the techniques and technologies that make it possible to assemble ICs in ever more dense packages. This is where semiconductor packaging becomes more than a means of protecting the delicate ICs and enabling an efficient way of connecting them to the other components of the products they make possible. So, rather than depend only on the increasing integration of the monolithic devices at the front end of the semiconductor manufacturing process, manufacturers are relying more and more on the back end, and on configurations that enable multiple monolithic ICs to be interconnected in smaller and smaller packages.

This report provides an analysis of and forecasts for advanced IC packaging technologies and materials. It is to some extent an extension of New Venture Research's *The Worldwide IC Packaging Market, 2014 Edition*, published in mid-2014. However, rather than provide a broad overview of the entire IC packaging market, this report focuses, instead, on the most advanced types of IC packages being developed and shipped today: so-called multichip packages (MCPs) as well as unique single-chip solutions. We are, in essence, taking a subset of the overall IC packaging market and concentrating on the leading-edge products. Specifically, this report looks at these market segments:

- Stacked IC packages: packages that combine multiple die of a given type—e.g., thin small outline packages (TSOPs), fine-pitch ball grid arrays (FBGAs), and wafer level packages (WLPs)—usually in vertical stacks that are then packaged as a single chip
- System-in-package solutions: packages that combine not just stacks of one type of device, but a variety of devices, including passive components. Examples of these advanced packages are package in packages (PiPs), package on packages (PoPs), and multichip modules (MCMs)
- Advanced forms of single-chip devices, specifically fan-out wafer-level packages (FOWLPs) and multi-row quad flat pack no lead packages (QFNs)
- Advanced interconnection technologies, specifically flip chip and through-silicon vias (TSVs), with a discussion of current trends in traditional wire bonding techniques
- Substrate materials and technologies that augment the advances achieved with multichip packages

Each market segment covered in this report includes an overview of the technology and general market trends, plus quantitative analyses with forecasts of unit shipments, revenues, pricing, etc. Data in tables cover the historical years 2013 and 2014, with forecasts provided through 2019. In addition, we provide a close look at the activities of selected competitors in the advanced IC packaging marketplace.

## 1.2 Report Organization

### 1.2.1 Methodology

The information presented in this report was gathered from a variety of primary and secondary sources. The primary sources were engineering, marketing, and business development managers at IC packaging manufacturers, fabless companies, and foundries and IDMs, who were contacted directly. These individuals were asked to respond to a written survey. In addition, extensive use was made of secondary source materials, including company Web sites and literature, such as press releases and investment reports; articles and white papers obtained through online databases and trade publications; and of course extensive use of resources on the open Internet. New Venture Research and the author are the sole and exclusive developers of the data used in forecasts that appear in this report.

### 1.2.2 Chapter Outline

This report is organized into eight chapters, plus a Glossary:

- Chapter 1. Introduction – Outlines the scope and organization of the report.
- Chapter 2. Executive Summary – Provides an overview of the market and highlights of the top-level market segments.
- Chapter 3. Review of the Worldwide IC Packaging Marketplace – Provides a brief review of the broader IC packaging marketplace more fully detailed in the companion report, *The Worldwide IC Packaging Market, 2014 Edition*. This chapter also analyzes the application trends for IC packaging markets.
- Chapter 4. Interconnection Techniques – Describes the market and technology trends of wire bonding, the dominant type of interconnection for all packaging technologies, as well as advanced methods of interconnection, including flip chip and through-silicon vias. Forecasts of market segments are provided.
- Chapter 5. Multichip Packages – Describes the market and technology trends of packages comprised of two or more die, including stacked

TSOPs, stacked BGA/FBGAs, stacked QFNs, package on packages (PoPs), package in packages (PiPs), multichip modules, and stacked wafer-level packages. Forecasts of market segments are provided.

- Chapter 6. System-in-Package Solutions and Substrate Materials – Analyzes multicomponent packages that provide a functional unit in a single package. This market segment is comprised of PoPs, PiPs, MCMs, and a subset of stacked WLPs. Also discusses advances in substrate material technology used with SiPs.
- Chapter 7. Advanced Single-Chip Packages – Describes the market and technology trends of somewhat exotic advanced packages that do not necessarily involve multiple die. Specific packages include multi-row QFNs and fan-out WLPs. Forecasts of market segments are provided.
- Chapter 8. Advanced IC Packaging Company Profiles – In-depth profiles of industry participants.
- Glossary

### 1.3 Terminology Conventions

One of the idiosyncrasies of the universe of high-tech electronics is its tendency to twist terminology to fit a technology or concept (e.g., this report is about the semiconductor “space”), or even to invent new words when it suits (Shakespeare did the same thing and look at what it did for him). This unique terminology and alternate spellings of words tend to be proliferated throughout the industry and the media. For example, the dictionary term *three-dimensional* is “traditionally” abbreviated as 3-D, owing to the hyphen in the spelled-out term. However, in trade press articles and on the Internet, we see the abbreviation variously as *3-D*, *3D*, or *3 D*.

For purposes of this report, we will standardize on spelling this and other terms, as they are commonly used (or perceived to be commonly used) within the semiconductor industry. Therefore, throughout this report we use the following conventions for spelling of common technical and not-so-technical terms:

- 3D – Three-dimensional
- 2D and 2.5D – Two-dimensional and two-point-five-dimensional



- Flip chip (no hyphen, two words)
- Packaging types such as BGA and WLP are all caps, as acronyms, but when spelled out, no capitalization is used; thus, ball grid array and wafer-level packaging. However, initial caps may be used when introducing the term for the first time.
- Multichip packaging, multichip modules, multicomponent ICs, etc. (no hyphen, one word), but “single-chip” ICs because this is not a commonly accepted term of the semiconductor space, per se. (See, even we fall prey to the new jargon!)

Where a specific product name of a particular company differs from our conventions, especially in the case of trademarked and registered names, the formal name takes precedence—for example, Siliconware’s “Multi-Package BGA” or the company “FlipChip International.” The Glossary provides the spelling of many words and phrases that appear throughout this report.

Finally, we should point out that there are few direct quotes to be found in this report, although we have utilized many sources, both traditional publications and those “published” on the Internet, as well as direct contacts with industry participants. Care has been taken that the text used throughout this report is our own. However, where the resource is in the public domain—such as Web-based marketing material or text and images placed on the Internet and intended for public consumption—a limited amount of verbatim text may be used. To be specific, managers may recognize in their company profiles some descriptive materials as it pertains to their own company and products. In no way, however, do we intentionally plagiarize or make public proprietary information that has been provided in confidence to NVR or the author of this report.

Having said this, relevant to the conventional use of grammar, we include the following quote from Clive “Max” Maxfield’s excellent overview of electronics, *Bebop to the Boolean Boogie*: “Except where such interpretation is inconsistent with the context, the singular shall be deemed to include the plural, the masculine shall be deemed to include the feminine, and the spelling (and the punctuation) shall be deemed to be correct!”