
ADVANCED IC PACKAGING TECHNOLOGIES, MATERIALS, AND MARKETS

2016 EDITION

**Copyright © 2016
New Venture Research Corp.
337 Clay Street, Suite 101
Nevada City, CA 95959
(Tel) 530-265-2004
(Fax) 530-265-1998**

©2016. All rights reserved.

ABOUT THE AUTHOR

Jerry Watkins is an independent senior analyst with more than 17 years of experience in the field of market research and consulting. He has worked for leading research companies such as Frost & Sullivan, Lucid Information Services, and NSI Research, both in management and as a writer. Mr. Watkins has authored many syndicated reports, previously in the telecommunications sector and more recently in the computing and merchant embedded computing industry. He holds three university degrees, including a B.A. in History as well as an M.A. in International Studies.

ABOUT NEW VENTURE RESEARCH CORPORATION

New Venture Research (NVR) was formed in 1988 to assist industry executives in their decision making. We began as an independent consultancy and have recently evolved into a publisher of off-the-shelf market research reports in key areas of the electronics industry. The reports are written by a team of staff analysts and independent consultants. We also offer consulting services when our clients need information not found in our reports.

The backbone of each report is based upon primary market research information. Our market information originates from direct interviews with vendors, users, and other industry participants. We use secondary research to test for reasonableness, technical backgrounds, and, in some cases, for top-level forecasts. We distill the research into coherent forecasts and recommendations.

We are dedicated to providing our customers with accurate reporting on our targeted markets. One of our reports can save our customers months or years of research. The reports enable executives to make decisions in a structured manner. Our customers tell us these reports are excellent tools for building consensus regarding their company's real market opportunities.

NEW VENTURE RESEARCH

337 Clay Street, Suite 101
Nevada City, California 95959

Tel: (530) 265-2004 • Fax: (530) 265-1998

www.newventureresearch.com

DISCLAIMER

The author and publisher have used their best efforts to assure the accuracy of the material used in preparing this report.

The author and publisher make no warranty of any kind, expressed or implied, with regard to the information contained in this report. The author and publisher shall not be liable in any event for incidental or consequential damages in connection with, or arising from, the information contained in this report.

Any reference to particular products or manufacturers to illustrate points made in this report should not be construed as an endorsement of said products or manufacturers.

The opinions contained herein are those of the author and are based upon published and unpublished information obtained from a variety of sources, telephone and personal interviews with industry participants, and many years of experience.

SOFTWARE LICENSE AGREEMENT

This report is provided in PDF electronic file format. For considerations received, New Venture Research Corp. (NVR) hereby licenses this electronic copy of the report as described in this License Agreement to “You” the corporate or individual licensee. This License Agreement applies to all electronic file copies of the report for which you have purchased or otherwise been granted a license by NVR. Any use of the electronic file copy of the report indicates your acceptance of these terms.

The report and all electronic copies thereof are protected by both United States copyright law and international treaty provisions. You may not distribute any portion of the report. Unless otherwise specified in your purchase agreement with NVR, the electronic file copy of the report may be freely moved from one computer location to another, but may not be used by more than one (1) person simultaneously.

Advanced IC Packaging Technologies, Materials, and Markets, 2016 Edition

Table of Contents

Chapter 1 Introduction	1
1.1 Objectives of the Report.....	1
1.2 Scope of the Report.....	1
1.3 Report Organization	3
1.3.1 Grammatical Conventions	3
1.3.2 Methodology.....	4
1.3.3 Chapter Outline.....	4
Chapter 2 Executive Summary	6
2.1 Introduction.....	6
2.2 Advanced IC Packaging Market Segments and Applications	6
2.3 Single-Chip Advanced IC Packaging Solutions	7
2.3.1 Fan-Out Wafer-Level Packages	8
2.3.2 Multi-Row QFNs.....	10
2.4 Multichip Packaging Solutions.....	11
2.5 Interconnection Techniques.....	15
2.6 Substrates.....	20
Chapter 3 Overview of Worldwide IC Packaging Markets	22
3.1 IC Packaging Families.....	22
3.1.1 Dual In-Line Packages	23
3.1.2 Small Outline Packages	23
3.1.3 Flat Pack Packages	24
3.1.4 Chip Carriers.....	26
3.1.5 Pin Grid Array Packages	26
3.1.6 Ball Grid Array Packages	26

3.1.7	Wafer-Level Packages	28
3.1.8	Direct Chip Attach	28
3.2	IC Packaging Market Unit and Revenue Forecasts.....	29
3.2.1	Total Worldwide IC Packaging Market.....	29
3.2.2	IC Packaging by I/O Count.....	34
3.2.3	IC Packaging by Devices	37
3.3	Key Application Markets for IC Devices.....	41
3.3.1	Cellular Handsets	41
3.3.2	Tablets.....	43
3.3.3	Personal Computers.....	44
3.3.4	Servers.....	46
3.3.5	Workstations.....	47
3.3.6	Set-Top Boxes	48
3.3.7	DVD Players.....	49
3.3.8	MP3 Players	50
3.3.9	Digital Cameras	51
3.3.10	Camcorders	52
3.3.11	Personal GPS Devices.....	53
Chapter 4	Advanced Single-Chip IC Packaging.....	55
4.1	Overview of Advanced IC Packaging	55
4.1.1	Product and Competitor Trends	56
4.1.2	Internet of Things.....	57
4.1.3	An Unstable World Economy	58
4.2	Fan-Out Wafer-Level Packages.....	59
4.2.1	Total WLP Market Overview	59
4.2.2	Fan-Out WLP Market Trends and Forecasts	62
4.3	Multi-Row QFN Packages	67
4.3.1	Total QFNs Market Overview.....	67
4.3.2	Multi-Row QFN Packaging Market Trends and Forecasts	68

Chapter 5 Multichip Packaging Markets	72
5.1 Overview of Multichip Packaging Technology	72
5.1.1 Types of Multichip Packages.....	72
5.1.2 Benefits and Shortcomings of Stacked Packaging	73
5.1.3 Multichip Packaging Challenges and Solutions.....	76
5.1.4 Wafer Thinning—Dice Before Grinding Process.....	78
5.2 MCP Market Trends and Forecasts	80
5.2.1 Total MCP Market.....	80
5.2.2 Multichip Packaging Trends by Type of MCP.....	82
5.2.3 Multichip Packaging Application Trends.....	86
5.2.4 Device Function Found in MCPs	89
5.2.5 MCP Market Interconnection Trends	91
5.3 Stacked Multichip Packaging Market Segments	93
5.3.1 Stacked TSOP Market Trends and Forecasts	94
5.3.2 Stacked QFN Packaging Market Trends and Forecasts.....	97
5.3.3 FBGA Packaging Market Trends and Forecasts	100
5.3.4 Stacked WLP Market Trends and Forecasts	103
Chapter 6 System-in-Package Solutions and Substrate Materials.....	107
6.1 System-in-Packaging Market Overview.....	107
6.1.1 Types of System-in-Packages	107
6.1.2 Key Features of SiPs	108
6.1.3 System-in-Packaging versus System-on-Chip Solutions	110
6.1.4 Challenges for SiPs	112
6.2 SiP Market Trends and Forecasts	113
6.2.1 Total SiP Market.....	113
6.2.2 Package-on-Package Market	120
6.2.3 Package-in-Package Market.....	122
6.2.4 Multichip Modules Market	125
6.2.5 Stacked WLPs within SiPs Market.....	127

6.3	Substrates.....	128
6.3.1	IC Substrate Overview.....	128
6.3.1.1	Ceramic Substrates.....	129
6.3.1.2	Laminate Substrates.....	130
6.3.1.3	High-Density Interconnect Substrates	131
6.3.1.4	Polyimide Flex Tape.....	132
6.3.1.5	Embedded Components.....	132
6.3.2	Substrate Market Trends and Forecasts.....	134
6.3.2.1	Substrate Material Usage.....	134
6.3.2.2	Embedded Components.....	140
Chapter 7	Interconnection Technologies and Solutions	144
7.1	Interconnection Technologies Overview.....	144
7.1.1	Wire Bonding versus Flip Chip Interconnection	144
7.1.2	Other Interconnection Methods.....	146
7.1.3	Interconnection Market Trends.....	149
7.2	Wire Bonding.....	152
7.2.1	Wire Bonding Methods.....	153
7.2.1.1	Ball Bonding.....	154
7.2.1.2	Reverse Wire Bonding.....	154
7.2.1.3	Wedge Bonding	155
7.2.1.4	Folded Forward Loop	155
7.2.1.5	Worked Loops and Chip Scale Loops.....	156
7.2.1.6	Fine-Pitch Wire Bonding.....	156
7.2.1.7	Stacked Package Wire Bonding.....	156
7.2.2	Wire Materials	157
7.2.2.1	Gold Wire (Au).....	157
7.2.2.2	Aluminum (Al).....	158
7.2.2.3	Copper (Cu).....	158
7.2.2.4	Silver (Ag).....	158

7.2.2.5	Platinum (Pt).....	159
7.2.3	Wire Bonding Market Trends and Forecasts	159
7.3	Flip Chip	165
7.3.1	The Flip Chip Process	166
7.3.1.1	Solder Bumping	167
7.3.1.2	Polymer Adhesives	168
7.3.2	Flip Chip Packaging Market Trends and Forecasts	169
7.3.2.1	Total Flip Chip Packaging Market	169
7.3.2.2	Flip Chip Packaging Types.....	171
7.3.3	Flip Chip Package Device Market Trends and Forecasts	177
7.3.3.1	Total Flip Chip Market – Devices.....	177
7.3.3.2	MPU Flip Chip Packages	181
7.3.3.3	32-Bit and Up MCU Flip Chip Packages.....	184
7.3.3.4	DSP Flip Chip Packages	187
7.3.3.5	Gate Array Flip Chip Packages.....	190
7.3.3.6	Standard Cell and PLD Flip Chip Packages.....	192
7.3.3.7	Special-Purpose Logic – Consumer Flip Chip Packages.....	195
7.3.3.8	Special-Purpose Logic – Computer Flip Chip Packages	198
7.3.3.9	Special-Purpose Logic – Communications Flip Chip Packages.....	201
7.3.3.10	Special-Purpose Logic – Automotive Flip Chip Packages	204
7.3.3.11	Special-Purpose Logic – Multipurpose and Other Flip Chip Packages	207
7.3.3.12	DRAM Flip Chip Packages	210
7.3.3.13	SRAM Flip Chip Packages.....	212
7.3.3.14	Flash Memory Flip Chip Packages	214
7.3.3.15	Application-Specific Analog – Computer Flip Chip Packages	217
7.3.3.16	Application-Specific Analog – Communications Flip Chip Packages.....	220
7.3.4	Bare Die Flip Chip Market Trends and Forecasts.....	223
7.4	Through-Silicon Vias	224

7.4.1	The Case for TSV Integration	225
7.4.2	Status of TSV Interconnection	226
7.4.3	Interposers and 2.5D.....	229
7.4.4	Forecasts of Through-Silicon Via Market Segment.....	230
Chapter 8 Advanced IC Packaging Company Profiles.....		234
8.1	Chapter Overview.....	234
8.2	The Changing Competitive Landscape	235
8.3	3D Plus, Inc.	239
8.4	Advanced Semiconductor Engineering, Inc. (ASE)	242
8.5	Amkor Technology, Inc.	246
8.6	Carsem Semiconductor Sdn. Bhd.	251
8.7	ChipMOS Technologies (Bermuda), Ltd.	253
8.8	CONNECTEC Japan Corporation	255
8.9	Deca Technologies.....	257
8.10	FlipChip International, LLC (FCI)	259
8.11	HANA Micron Co., Ltd.....	262
8.12	Interconnect Systems, Inc. (ISI)	264
8.13	NANIUM, S.A.....	267
8.14	Palomar Technologies	270
8.15	Powertech Technology, Inc. (PTI).....	272
8.16	Shinko Electric Industries Co., Ltd.	275
8.17	Signetics Corporation	278
8.18	Siliconware Precision Industries Co., Ltd. (SPIL).....	280
8.19	SPEL Semiconductor, Ltd. (SPEL)	283
8.20	STATS ChipPAC, Ltd.....	285
8.21	United Test and Assembly Center, Ltd. (UTAC).....	288
8.22	Xintec, Inc.	291
Appendix Glossary of Terms		293

Chapter 1

Introduction

1.1 Objectives of the Report

This 2016 edition of *Advanced IC Packaging Technologies, Materials, and Markets* report provides a detailed analysis and forecasts for a particular segment of the global market for integrated circuits (ICs) packaging. It is closely related to and gets much of its underlying data from New Venture Research's *Worldwide IC Packaging Markets, 2015 Edition*. However, rather than provide a broad overview of the entire IC packaging market, this report focuses, instead, on the most advanced types of IC packages being developed and shipped today—advanced versions of otherwise standard chip packages, as well as a range of so-called multichip packages (MCPs)—and on new techniques and materials used in manufacturing these advanced IC packaging solutions. The report, in essence, concentrates on a subset of the overall IC packaging market: the leading-edge products and technologies of the IC packaging industry.

This report is designed to aid executives and management within sales, business development, and marketing organizations in making important strategic and product development decisions. Toward that aim, it provides qualitative analysis of the covered market segments, as well as current statistical data and forecasts that will enable companies and individuals to better understand the status of the market, as well as anticipate market trends.

1.2 Scope of the Report

The manufacturing of semiconductors is an extremely complex and capital-intensive process. In its most simplified form, the manufacturing process requires five major steps: circuit design, wafer fabrication, wafer test, assembly and packaging (the words are sometimes used synonymously), and final test. The first three steps are collectively known as the “front end” and involve the design and production of the semiconductor devices; the fourth and fifth steps are the “back end” and often referred to as simply “assembly and test.”

This report focuses on the assembly or IC packaging step of the process, and the companies that provide IC packaging products and solutions. Further, the subjects of this report are the most advanced forms of IC packaging solutions being delivered today. Specifically, the market segments covered in this report are:

- Fan-out wafer-level packages (FOWLPs) and multi-row quad flat pack no lead (QFN) packages—these are recent advancements aimed at expanding the number of leads or connections beyond the numbers the standard chips are capable of.
- Stacked IC packages—packages that combine multiple die of a given type in vertical stacks that are then packaged as a single chip. Specific market segments that are analyzed include thin small outline packages (TSOPs), fine-pitch ball grid arrays (FBGAs), QFNs, and wafer-level packages (WLPs).
- System-in-package solutions—these packages combine not just stacks of one type of device, but a variety of devices, including logic, memory, and passive components. Examples of these advanced packages are package in packages (PiPs), package on packages (PoPs), and multichip modules (MCMs).
- Advanced interconnection technologies, specifically flip chip and through-silicon vias (TSVs). The section also includes a discussion of current trends in traditional wire bonding techniques.
- Substrate materials and technologies that augment the advances achieved with multichip packages.

Each market segment covered in this report includes an overview of the technology and general market trends, plus quantitative analyses with forecasts of unit shipments, revenues, pricing, etc. Data in tables cover the historical years 2014 and 2015, with forecasts provided through 2020.

In addition, we provide individual profiles of selected competitors in the advanced IC packaging marketplace. The field of manufacturers who provide IC packaging solutions is quite large and varied. The largest and (mostly) oldest semiconductor companies—IBM, Intel, Fujitsu, Mitsubishi, NEC, NXP (formerly a division of Philips), and Samsung, to name a few—have the internal resources to carry out both front- and back-end processes in the semiconductor manufacturing process. These have come to be known as integrated device manufacturers (IDMs). However, numerous other companies have risen over the years that specialize solely in the back-end processes. These are collectively known as outsourced semiconductor assembly and test (OSAT) companies, and it is from this group that we selected companies with specific advanced IC packaging product lines to profile.

1.3 Report Organization

1.3.1 Grammatical Conventions

Perhaps more than most, the electronics sector tends to use terminology in a unique and sometimes confusing way. Abbreviations or acronyms for both technical and nontechnical terms are very common—but not very consistent. For example, the standard dictionary method of abbreviating the term *three-dimensional* is “3-D.” However, in trade press articles and on the Internet and even in scientific papers, we see the abbreviation variously as *3-D*, *3D*, or *3 D*. Similar variations are true for many common semiconductor and packaging terms.

For purposes of this report, we use the following conventions for spelling of common technical and not-so-technical terms:

- 2D, 2.5D, and 3D to abbreviate the types of packaging discussed throughout the discussion of multichip packaging
- Flip chip (no hyphen, two words)
- Multichip packaging, multichip modules, multicomponent ICs, etc. (no hyphen, one word), but single-chip packaging and multi-row QFN.
- Packaging types such as FBGA and WLP are all caps as acronyms, but when spelled out, no capitalization is used; thus, fine-pitch ball grid array and wafer-level package.
- Other acronyms may vary as to capitalization. In particular, terms that include prepositions, such as system-in-package (with hyphens), package in package and package on package (no hyphens) are rendered as SiP, PiP, and PoP, respectively. Internet of Things (note the caps) is abbreviated as IoT. Similarly, the term “year-over-year,” which appears in tables throughout the report, is abbreviated “YoY.”

Where a specific product or brand names differ from our conventions, especially in the case of trademarked and registered names, the formal name takes precedence—for example, Siliconware’s “Multi-Package BGA” or the company “FlipChip International.” The Glossary provides the spelling of words and phrases that appear throughout this report.

Finally, we should point out that there are few direct quotes to be found in this report, although we have consulted many sources, including traditional publications and Internet-only sources (blogs, e-zines, etc.), as well as direct contacts with industry participants. Care has been taken that the text used throughout this report is our own. However, where the resource is in

the public domain—such as Web-based marketing material or text and images placed on the Internet and intended for public consumption—a limited amount of verbatim text may be used. To be specific, managers may recognize in their company profiles some descriptive materials as it pertains to their own company and products. In no way, however, do we intentionally plagiarize or make public proprietary information that has been provided in confidence to NVR or the author of this report.

1.3.2 Methodology

The information presented in this report was gathered from a variety of primary and secondary sources. Both qualitative and quantitative data were provided by marketing and business development managers at IC packaging manufacturers and other semiconductor-related companies through responses to detailed surveys. In addition, extensive use was made of publicly available materials, including company Web sites and literature such as press releases and investment reports, as well as articles and white papers obtained through the Internet, online databases, and trade publications. We have utilized these varied resources to ascertain market trends and in preparing the tables and figures appearing throughout this report. However, the author and New Venture Research are the sole and exclusive originators of the specific historical and forecast data presented in this report, and are responsible for its content.

1.3.3 Chapter Outline

This report is organized into eight chapters, plus a Glossary:

- Chapter 1 Introduction—Outlines the scope and organization of the report.
- Chapter 2 Executive Summary—Provides an overview of the market and highlights of the top-level market segments.
- Chapter 3 Overview of Worldwide IC Packaging Markets—Provides a brief review of the broader IC packaging marketplace more fully detailed in the companion report, *The Worldwide IC Packaging Market, 2015 Edition*. This chapter also analyzes the application trends for IC packaging markets.
- Chapter 4 Advanced Single-Chip IC Packaging—Describes the market and technology trends of somewhat exotic advanced packages that do not necessarily involve multiple die. Specific packages include multi-row QFNs and fan-out WLPs. Forecasts of market segments are provided.

- Chapter 5 Multichip Packaging Markets—Describes the market and technology trends of packages comprised of two or more die, including stacked TSOPs, stacked BGA/FBGAs, stacked QFNs, package on packages (PoPs), package in packages (PiPs), multichip modules, and stacked wafer-level packages. Forecasts of market segments are provided.
- Chapter 6 System-in-Package Solutions and Substrate Materials—Analyzes multicomponent packages that make up a functional unit (i.e., a complete system) in a single package. This market segment is comprised of PoPs, PiPs, MCMs, and a subset of stacked WLPs. Also discusses advances in substrate material technology used with SiPs.
- Chapter 7 Interconnection Technologies and Solutions—Describes the market and technology trends of wire bonding, the dominant type of interconnection for all packaging technologies, as well as advanced methods of interconnection, including flip chip and through-silicon vias (TSVs). Forecasts of market segments are provided.
- Chapter 8 Advanced IC Packaging Company Profiles—In-depth profiles of industry participants.
- Glossary