
ADVANCED IC PACKAGING TECHNOLOGIES, MATERIALS, AND MARKETS

2017 EDITION

**Copyright © 2017
New Venture Research Corp.
337 Clay Street, Suite 101
Nevada City, CA 95959
(Tel) 530-265-2004
(Fax) 530-265-1998**

©2017. All rights reserved.

ABOUT THE AUTHOR

Jerry Watkins is an independent senior analyst with more than 20 years of direct experience in the field of market research and consulting. He has worked for leading research companies such as Frost & Sullivan, Lucid Information Services, and NSI Research, both in management and as a writer. Mr. Watkins has authored many syndicated reports, previously in the telecommunications and office automation sectors and more recently in the semiconductor industry, writing on subjects that include IC packaging and merchant embedded computing. He holds two university degrees, including a B.A. in History and an M.A. in International Studies, but he feels that market research best fulfills his lifelong passion for inquiry into difficult subject matter and making it comprehensible to a wide audience. Mr. Watkins has lived and worked in Silicon Valley for most of his career.

ABOUT NEW VENTURE RESEARCH CORPORATION

New Venture Research (NVR) was formed in 1988 to assist industry executives in their decision making. We began as an independent consultancy and have recently evolved into a publisher of off-the-shelf market research reports in key areas of the electronics industry. The reports are written by a team of staff analysts and independent consultants. We also offer consulting services when our clients need information not found in our reports.

The backbone of each report is based upon primary market research information. Our market information originates from direct interviews with vendors, users, and other industry participants. We use secondary research to test for reasonableness, technical backgrounds, and, in some cases, for top-level forecasts. We distill the research into coherent forecasts and recommendations.

We are dedicated to providing our customers with accurate reporting on our targeted markets. One of our reports can save our customers months or years of research. The reports enable executives to make decisions in a structured manner. Our customers tell us these reports are excellent tools for building consensus regarding their company's real market opportunities.

NEW VENTURE RESEARCH

337 Clay Street, Suite 101
Nevada City, California 95959

Tel: (530) 265-2004 • Fax: (530) 265-1998

www.newventureresearch.com

DISCLAIMER

The author and publisher have used their best efforts to assure the accuracy of the material used in preparing this report.

The author and publisher make no warranty of any kind, expressed or implied, with regard to the information contained in this report. The author and publisher shall not be liable in any event for incidental or consequential damages in connection with, or arising from, the information contained in this report.

Any reference to particular products or manufacturers to illustrate points made in this report should not be construed as an endorsement of said products or manufacturers.

The opinions contained herein are those of the author and are based upon published and unpublished information obtained from a variety of sources, telephone and personal interviews with industry participants, and many years of experience.

SOFTWARE LICENSE AGREEMENT

This report is provided in PDF electronic file format. For considerations received, New Venture Research Corp. (NVR) hereby licenses this electronic copy of the report as described in this License Agreement to “You” the corporate or individual licensee. This License Agreement applies to all electronic file copies of the report for which you have purchased or otherwise been granted a license by NVR. Any use of the electronic file copy of the report indicates your acceptance of these terms.

The report and all electronic copies thereof are protected by both United States copyright law and international treaty provisions. You may not distribute any portion of the report. Unless otherwise specified in your purchase agreement with NVR, the electronic file copy of the report may be freely moved from one computer location to another, but may not be used by more than one (1) person simultaneously.

Advanced IC Packaging Technologies, Materials, and Markets, 2017 Edition

Table of Contents

Chapter 1 Introduction	1
1.1 Objectives of the Report	1
1.2 Scope of the Report	1
1.3 Report Organization	3
1.3.1 Chapter Outline	3
1.3.2 Methodology	4
1.3.3 Grammatical Conventions	4
Chapter 2 Executive Summary	6
2.1 Introduction	6
2.2 Advanced IC Packaging Market Segments	6
2.2.1 Fan-Out Wafer-Level Packages	9
2.2.2 Multi-Row QFNs	11
2.2.3 Multichip Packaging Solutions	12
2.3 Substrates	16
2.4 Interconnection Techniques	17
2.4.1 Wire Bonding	17
2.4.2 Flip Chip	19
2.4.3 Through-Silicon Vias	20
Chapter 3 Overview of Worldwide IC Packaging Markets	23
3.1 Chapter Overview	23
3.1.1 IC Packaging Market Segments	23
3.2 IC Packaging Families	24
3.2.1 Dual In-Line Packages	24
3.2.2 Transistor Outline Packages	25
3.2.3 Small Outline Packages	25
3.2.4 Chip Carriers	26
3.2.5 Flat Pack Packages	27
3.2.6 Pin Grid Array Packages	28
3.2.7 Ball Grid Array Packages	28

3.2.8 Wafer-Level Packages	29
3.2.9 Direct Chip Attach	30
3.3 IC Packaging Market Unit and Revenue Forecasts	30
3.3.1 Total Worldwide IC Packaging Market	30
3.3.2 IC Packaging by I/O Count	37
3.3.3 IC Packaging by Devices.....	40
3.4 Key Application Markets for IC Devices	44
3.4.1 Cellular Handsets.....	44
3.4.2 Tablets	47
3.4.3 Personal Computers	48
3.4.4 Servers.....	51
3.4.5 Workstations	52
3.4.6 Set-Top Boxes.....	53
3.4.7 DVD Players	54
3.4.8 MP3 Players.....	55
3.4.9 Digital Cameras	56
3.4.10 Camcorders	57
3.4.11 Personal GPS Devices	58
3.5 Industry Trends Driving the Semiconductor Sector	59
3.5.1 The Changing Competitor Landscape	59
3.5.2 Internet of Things.....	63
3.5.3 Artificial Intelligence and Machine Learning.....	64
3.5.4 Impact of Regional Economies	66
Chapter 4 Advanced Packaging Markets	67
4.1 Chapter Overview	67
4.1.1 Advanced Packaging Market Segments	67
4.1.2 Application Trends Driving Advanced Packaging	68
4.1.3 Forecasts of Total Advanced IC Packaging Markets.....	69
4.2 Fan-Out Wafer-Level Packages.....	72
4.2.1 WLP Market Overview	72
4.2.2 Competition and Cooperation in Fan-Out Wafer-Level Packaging.....	74
4.2.3 Total WLP Market Trends and Forecasts	75
4.2.4 Fan-Out WLP Market Trends and Forecasts.....	77

4.2.5 Technology Trends for FOWLPs	80
4.3 Multi-Row QFN Packages.....	82
4.3.1 Total QFNs Market Overview	82
4.3.2 Development of Multi-Row QFNs	83
4.3.3 Multi-Row QFN Packaging Market Trends and Forecasts.....	84
4.4 Overview of Multichip Packaging Technology.....	86
4.4.1 Types of Multichip Packages	86
4.4.2 Benefits and Shortcomings of Stacked Packaging.....	88
4.4.3 Multichip Packaging Challenges and Solutions	90
4.4.4 Wafer Thinning—Dice Before Grinding Process	93
4.4.5 MCP Market Trends and Forecasts	94
4.4.5.1 Total MCP Market	94
4.4.5.2 Multichip Packaging Trends by Type of MCP	96
4.4.5.3 Multichip Packaging Application Trends	101
4.4.5.4 Device Function Found in MCPs.....	105
4.4.5.5 MCP Market Interconnection Trends	107
4.5 Stacked Multichip Packaging Market Segments.....	108
4.5.1 Stacked TSOP Market Trends and Forecasts.....	109
4.5.2 Stacked QFN Packaging Market Trends and Forecasts	112
4.5.3 FBGA Packaging Market Trends and Forecasts	115
4.5.4 Stacked WLP Market Trends and Forecasts.....	118
4.6 System-in-Packaging Market Overview	122
4.6.1 Types of System-in-Packages	122
4.6.2 Key Features of SiPs	124
4.6.3 System-in-Packaging versus System-on-Chip Solutions.....	125
4.6.4 Challenges for SiPs	127
4.6.5 SiP Market Trends and Forecasts	128
4.6.5.1 Total SiP Market	128
4.6.5.2 Package-on-Package Market	136
4.6.5.3 Package-in-Package Market	138
4.6.5.4 Multichip Modules Market.....	141
4.6.5.5 Stacked WLPs within SiPs Market	143
4.7 Substrates.....	145
4.7.1 IC Substrate Overview	145

4.7.1.1 Ceramic Substrates.....	146
4.7.1.2 Laminate Substrates.....	147
4.7.1.3 High-Density Interconnect Substrates.....	148
4.7.1.4 Polyimide Flex Tape.....	149
4.7.1.5 Embedded Components.....	149
4.7.2 Substrate Market Trends and Forecasts	151
4.7.2.1 Substrate Material Usage	151
4.7.2.2 Embedded Components.....	157
Chapter 5 Interconnection Technologies and Solutions	161
5.1 Interconnection Technologies Overview.....	161
5.1.1 Wire Bonding versus Flip Chip Interconnection.....	161
5.1.2 Other Interconnection Methods.....	163
5.1.3 Interconnection Market Trends	166
5.2 Wire Bonding	169
5.2.1 Wire Bonding Methods	170
5.2.1.1 Ball Bonding.....	171
5.2.1.2 Reverse Wire Bonding.....	171
5.2.1.3 Wedge Bonding.....	172
5.2.1.4 Folded Forward Loop.....	172
5.2.1.5 Worked Loops and Chip-Scale Loops	173
5.2.1.6 Fine-Pitch Wire Bonding.....	173
5.2.1.7 Stacked Package Wire Bonding.....	173
5.2.2 Wire Materials.....	174
5.2.2.1 Gold Wire (Au).....	174
5.2.2.2 Aluminum (Al)	175
5.2.2.3 Copper (Cu)	175
5.2.2.4 Silver (Ag)	175
5.2.2.5 Platinum (Pt).....	176
5.2.3 Wire Bonding Market Trends and Forecasts.....	176
5.3 Flip Chip	183
5.3.1 The Flip Chip Process.....	184
5.3.1.1 Solder Bumping	185
5.3.1.2 Polymer Adhesives	186

5.3.2 Flip Chip Packaging Market Trends and Forecasts.....	186
5.3.2.1 Total Flip Chip Packaging Market	187
5.3.2.2 Flip Chip Packaging Types.....	189
5.3.3 Flip Chip Package Device Market Trends and Forecasts	197
5.3.3.1 Total Flip Chip Market – Devices	197
5.3.3.2 MPU Flip Chip Packages	200
5.3.3.3 32-Bit and Up MCU Flip Chip Packages	203
5.3.3.4 DSP Flip Chip Packages	206
5.3.3.5 Gate Array Flip Chip Packages	209
5.3.3.6 Standard Cell and PLD Flip Chip Packages	211
5.3.3.7 Special-Purpose Logic – Consumer Flip Chip Packages	214
5.3.3.8 Special-Purpose Logic – Computer Flip Chip Packages.....	217
5.3.3.9 Special-Purpose Logic – Communications Flip Chip Packages.....	220
5.3.3.10 Special-Purpose Logic – Automotive Flip Chip Packages.....	223
5.3.3.11 Special-Purpose Logic – Multipurpose and Other Flip Chip Packages.....	226
5.3.3.12 DRAM Flip Chip Packages	229
5.3.3.13 SRAM Flip Chip Packages.....	231
5.3.3.14 Flash Memory Flip Chip Packages	234
5.3.3.15 Application-Specific Analog – Computer Flip Chip Packages.....	237
5.3.3.16 Application-Specific Analog – Communications Flip Chip Packages.....	240
5.3.4 Bare Die Flip Chip Market Trends and Forecasts	243
5.4 Through-Silicon Vias	244
5.4.1 The Case for TSV Integration.....	245
5.4.2 Status of TSV Interconnection.....	246
5.4.3 Interposers and 2.5D.....	249
5.4.4 Forecasts of Through-Silicon Via Market Segment	250
Chapter 6 Advanced IC Packaging Company Profiles.....	254
6.1 Chapter Overview	254
3D Plus, Inc.	256
6.2 Advanced Semiconductor Engineering, Inc. (ASE)	259
6.3 Amkor Technology, Inc.	263
6.4 Carsem Semiconductor Sdn. Bhd.....	268
6.5 ChipMOS Technologies (Bermuda), Ltd.	270

6.6 CONNECTEC Japan Corporation.....	272
6.7 Deca Technologies.....	274
6.8 FlipChip International, LLC (FCI)	276
6.9 HANA Micron Co., Ltd.....	279
6.10 Interconnect Systems, Inc. (ISI)	281
6.11 NANIMUM, S.A.....	284
6.12 Palomar Technologies.....	287
6.13 Powertech Technology, Inc. (PTI)	289
6.14 Shinko Electric Industries Co., Ltd.....	292
6.15 Signetics Corporation.....	295
6.16 Siliconware Precision Industries Co., Ltd. (SPIL)	297
6.17 SPEL Semiconductor, Ltd. (SPEL).....	300
6.18 STATS ChipPAC, Ltd.....	302
6.19 Taiwan Semiconductor Manufacturing Company Ltd. (TSMC)	305
6.20 United Test and Assembly Center, Ltd. (UTAC).....	307
6.21 Xintec, Inc.	310
Appendix Glossary of Terms	312

Chapter 1

Introduction

1.1 Objectives of the Report

This 2017 edition of *Advanced IC Packaging Technologies, Materials, and Markets* provides a detailed analysis and forecasts for a particularly important segment of the global integrated circuits (ICs) packaging industry. Much of the data underlying this report is taken from New Venture Research's *Worldwide IC Packaging Markets, 2016 Edition*. However, where that report provides a broad overview of the entire IC packaging market, this report focuses, instead, on the most advanced types of IC packages being developed and shipped today, as well as on new techniques and materials used in manufacturing advanced IC packaging solutions.

This report provides information critical for companies involved in semiconductor manufacturing and IC assembly and test, and is designed to aid executives and management within sales, business development, and marketing organizations in making important strategic and product development decisions. Toward that aim, it provides both qualitative analysis of the covered market segments, and current statistical data and forecasts that will enable companies and individuals to better understand the status of—and to anticipate market and technology trends in—the rapidly evolving advanced IC packaging and materials market.

1.2 Scope of the Report

The manufacturing of semiconductors is an extremely complex and capital-intensive process. In its most simplified form, the manufacturing process requires five major steps: circuit design, wafer fabrication, wafer test, assembly and packaging (the words are sometimes used synonymously), and final test. The first three steps are collectively known as the “front end” and involve the design and production of the semiconductor devices; the fourth and fifth steps are the “back end” and are often referred to as simply “assembly and test.”

This report focuses on the assembly or IC packaging step of the process, and the companies that provide IC packaging products and solutions. Further, the subjects of this report are the most advanced forms of IC packaging solutions being delivered today. Specifically, the products and technologies covered in this report include:

- Fan-out wafer-level packages (FOWLPs)—this recent advancement provides a reliable means of expanding the number of leads or connections beyond the range of standard wafer-level packages and is one of the hottest markets in the semiconductor industry today.
- Multi-row quad flat pack no lead packages (MRQFNs)—this new packaging technique has given new life to the mature QFN market segment by enabling manufacturers to greatly expand the number of contacts beyond what traditional single-row QFNs are capable of supporting.
- Stacked IC packages—these packages combine multiple ICs of a given type in vertical stacks that are then packaged as a single chip. Specific market segments that are analyzed include thin small outline packages (TSOPs), fine-pitch ball grid arrays (FBGAs), quad flat pack no lead packages (QFNs), and wafer-level packages (WLPs).
- System-in-package solutions—these packages combine not just stacks of one type of device, but a variety of active memory, logic, or analog devices, as well as passive components. Examples of these advanced packages are package-in-packages (PiPs), package-on-packages (PoPs), and multichip modules (MCMs).
- Advanced interconnection technologies, specifically flip chip and through-silicon vias (TSVs). An examination of current trends in traditional wire bonding techniques is included in this analysis of interconnection techniques.
- Substrate materials and technologies that augment the advances achieved with multichip packages.

Each market segment covered in this report includes an overview of the technology and general market trends, plus quantitative analyses with forecasts of unit shipments, revenues, pricing, etc. Data in tables covers the historical years 2015 and 2016, with forecasts provided through 2021.

In addition, we provide individual profiles of selected competitors in the advanced IC packaging marketplace. The field of manufacturers that provide IC packaging solutions is quite large and varied. The largest and (mostly) oldest semiconductor companies—IBM, Intel, Fujitsu, Mitsubishi, NEC, NXP (formerly a division of Philips), and Samsung, to name a few—have the internal resources to carry out both front- and back-end processes in the semiconductor manufacturing process. These have come to be known as integrated device manufacturers (IDMs). However, changing priorities and market pressures have given rise to numerous wafer

foundries that specialize only in the front-end manufacture of semiconductors and to other companies that specialize solely in the back-end processes. These latter are collectively known as outsourced semiconductor assembly and test companies (OSATs). The twenty-one profiles in this report include those of competitors from across the spectrum of semiconductor companies, but focus primarily on OSATs that have developed advanced IC packaging product lines.

1.3 Report Organization

1.3.1 Chapter Outline

This report is organized into six chapters, plus a Glossary:

- Chapter 1 Introduction—Outlines the scope and organization of the report.
- Chapter 2 Executive Summary—Provides an overview of the market and highlights of the top-level market segments.
- Chapter 3 Overview of Worldwide IC Packaging Markets—Provides a brief review of the global IC packaging marketplace more fully detailed in the companion report, *The Worldwide IC Packaging Market, 2016 Edition*. This chapter also analyzes the application trends for IC packaging markets, as well as more general industry trends driving the entire semiconductor sector. Market data and forecasts are provided for each market segment.
- Chapter 4 Advanced Packaging Markets—Describes the market and technology trends both advanced IC packaging products, as follows:
 - Fan-out wafer-level packaging (FOWLPs)
 - Multi-row QFNs (MRQFNs)
 - Stacked packages, specifically stacked TSOPs, stacked FBGAs, stacked QFNs, and stacked WLPs
 - System-in-packages (SiPs), specifically package-on-packages (PoPs), package-in-packages (PiPs), multichip modules (MCMs), and stacked WLPs used within SiPs

Also discusses advances in substrate material technology as used with SiPs. Market data and forecasts of unit shipments and revenues of each market segment are provided, with additional market segmentation as befits the product.

- Chapter 5 Interconnection Technologies and Solutions—Briefly describes the market and technology trends of wire bonding, the dominant type of interconnection for all packaging technologies, and the metals used with wire bonding. The major part of the chapter provides technology and market trends for flip chip interconnection, with the market segmented by packaging types and IC devices used with flip chip. The final section of the chapter discusses through-silicon vias (TSVs). Market data and forecasts of unit shipments and revenues are provided for each market segment.
- Chapter 6 Advanced IC Packaging Company Profiles—In-depth profiles of industry participants.
- Glossary of packaging and semiconductor terms.

1.3.2 Methodology

The information presented in this report was gathered from a variety of primary and secondary sources. Both qualitative and quantitative data were provided by marketing and business development managers at IC packaging manufacturers and other semiconductor-related companies through responses to detailed surveys. In addition, extensive use was made of publicly available materials, including company Web sites and literature such as press releases and investment reports, as well as articles and white papers obtained through the Internet, online databases, and trade publications. We have utilized these varied resources to ascertain market trends and in preparing the tables and figures appearing throughout this report. However, the author and New Venture Research are the sole and exclusive originators of the specific historical and forecast data presented in this report, and are responsible for its content.

1.3.3 Grammatical Conventions

Perhaps more than most, the electronics sector tends to use terminology in a unique and sometimes confusing way. Abbreviations or acronyms for both technical and nontechnical terms are very common—but not very consistent. For example, the standard dictionary method of abbreviating the term *three-dimensional* is “3-D.” However, in trade press articles and on the Internet and even in scientific papers, we see the abbreviation variously as *3-D*, *3D*, or *3 D*. Similar variations are true for many common semiconductor and packaging terms.

For purposes of this report, we use the following conventions for spelling of common technical and not-so-technical terms:

- 2D, 2.5D, and 3D to abbreviate the types of packaging discussed throughout the discussion of multichip packaging
- Flip chip (no hyphen, two words)
- Multichip packaging, multichip modules, multicomponent ICs, etc. (no hyphen, one word), but single-chip packaging and multi-row QFN.
- Packaging types such as FBGA and WLP are all caps as acronyms, but when spelled out, no capitalization is used; thus, fine-pitch ball grid array and wafer-level package.
- Other acronyms may vary as to capitalization. In particular, terms that include prepositions, such as system-in-package (with hyphens), package-in-package, and package-on-package are rendered as SiP, PiP, and PoP, respectively. The Internet of Things (note the caps) is abbreviated as IoT. Similarly, the term “year-over-year,” which appears in tables throughout the report, is abbreviated “YoY.”

Where a specific product or brand names differ from our conventions, especially in the case of trademarked and registered names, the formal name takes precedence—for example, Siliconware’s “Multi-Package BGA” or the company “FlipChip International.” The Glossary provides the spelling of words and phrases that appear throughout this report.

Finally, we should point out that there are few direct quotes to be found in this report, although we have consulted many sources, including traditional publications and Internet-only sources (blogs, e-zines, etc.), as well as direct contacts with industry participants. Care has been taken that the text used throughout this report is our own. However, where the resource is in the public domain—such as Web-based marketing material or text and images placed on the Internet and intended for public consumption—a limited amount of verbatim text may be used. To be specific, managers may recognize in their company profiles some descriptive materials as it pertains to their own company and products. In no way, however, do we intentionally plagiarize or make public proprietary information that has been provided in confidence to NVR or the author of this report.